



**ICOS Final Event – Results & Recommendations
on International Cooperation on Semiconductors
for European Economic Resilience**



New device architectures for Advanced Computation

Nadine Collaert

imec

 **3rd February 2026,
The Faculty, Brussels**


**ICOS FINAL EVENT – Results & Recommendations on International
Cooperation on Semiconductors for European Economic Resilience**

Name

The AI market is ~~expected~~ to drive the semiconductor ecosystem

is driving

in billion \$



Source: IBS - Feb. 2025

Diversified applications drive different system solutions



**Hyperscale
datacenters**



**Edge & Cloud
datacenters**



Autonomous and mobile applications

Performance




Latency & power




Technology solutions becoming more sophisticated to support dimensional scaling


New device architectures




RC boosted interconnect




3D-integrated DRAM



Novel Global interconnect solutions




System optimization based on off-the-shelf technology



Technology components at Device level impact System performance

System level architectures and applications drive Technology roadmap

Technology optimization for generic applications



Analytical Model for System-scale Performance Prediction and DSE



Compute is nothing without connectivity


Copper to optics transition

Small cluster
All neighbors within rack



Copper < 100 XPU

Large cluster
XPUs connect across racks



Optical > 100 XPU

Scale up

the multi-rack superservers

Faster and larger clusters require optics for scale up

<https://www.marvell.com/blogs/the-evolution-of-ai-interconnects.html>

Copper interconnects

8 XPU

Copper interconnects

72 XPU


Optical interconnects

500 XPU


Optical interconnects

1K XPU

The interconnect landscape




Edge BW Density * Energy Efficiency
(Gbps/mm)/(pJ/bit)




Inspired by Gordon Keeler, ex-DARPA

Addressing the system scaling needs


Challenges for future systems




Compute




Memory




Power



Thermal



Connectivity



Sustainable
Manufacturing

System scaling




From FinFETs to nanosheets to CFET

14-3nm


2nm-10Å

7-2Å


FinFET




Nanosheets



Forksheets






CFET



N. Collaert, "Advancements in IC Technologies: A look toward the future," in IEEE Solid-State Circuits Magazine, vol. 15, no. 3, pp. 80-86, 2023.

Possible roadmap






Characteristic length of short channel FETs:

$$\lambda = \sqrt{\frac{\epsilon_{ch}}{\epsilon_{ox}} t_{ch} \cdot t_{ox}}$$


Expect reduced short channel effects in planar devices

Ultra-thin materials




Choice of bandgaps and band alignment

No/few dangling bonds at interfaces




Q. Smets et al., IEDM 2025.




Paul Brunet et al 2025 2D Mater. 12 035013

T.D. Ngo et al., IEDM 2025.



- Progress in key device modules: gate stack, contacts, layer transfer
- Progress in enabling high-performant pFET

Carbon nanotubes



Advantages:

- High mobility
- Reduced power consumption
- Scalability
- Thermal stability
- Diversity of applications



Challenges:

- Purity and uniformity
- Large scale cost-effective production
- Co-integration with existing technology
- Contact resistance
- Environmental stability

<https://spectrum.ieee.org/how-well-put-a-carbon-nanotube-computer-in-your-hand> (2016)


Industry BEOL trends

~36-40nm BEOL pitch




5nm CMOS, G. Yeap et al. IEDM2019

<20nm pitch




BEOL patterning, TSMC Tech Symp. 2020


AGs in memory & logic



25nm NAND using air gaps K. Prall/K. Parat IEDM2010




K. Fisher et al., 14nm, IITC2015



Y.J. Mii et al. Keynote, VLSI022


Co interconnects



Self-aligned contact, C. Auth et al. IEDM 2017


Reliability of Co, F. Griggo et al. IRPS 2018

Backside Power Delivery




M.C. Mayberry, Keynote IITC 2020


New materials on the horizon



Topological semi-metal, C.T. Chen et al. IEDM2020



Graphene capped metal, R. Chau et al. Keynote IEDM2019



New conductor, Y.J Mii Keynote VLSI2022


Pitch scaling, airgaps both in memory and logic, new materials

Courtesy: Z. Tokei (imec)

Lithography still key enabler




Courtesy of ASML




<https://www.imec-int.com/en/press/imec-demonstrates-electrical-yield-20nm-pitch-metal-lines-obtained-high-na-euv-single>


Taking 3D to the next level



**2D
(or 2.5D chiplet)**




**3D stacked
system**




**CMOS 2.0 Compute
system**


CMOS 2.0 uses functional specialization per tier




**2D
(or 2.5D chiplet)**





**3D stacked
system**



**CMOS 2.0 Compute
system**









Heterogeneous integration as key enabler

Chipllets offer a modular system




<https://www.imec-int.com/en/articles/chiplets-piecing-together-next-generation-chips-part-i>



2.5D interposers




2.5D Si interposer




Fan-out WLP with embedded Si-bridge interposer



Die placement and bridge bonding




Post molding and back grinding




2 μ m Line/Space Semi-additive RDL


Fine pitch Cu/polymer RDL-first FOWLP




Line/Space scaling: 2 \Rightarrow 1 μ m \Rightarrow 0.5 μ m





"Damascene" RDL-first on carrier wafer






1 μ m Line/Space



Multilayer Single and Dual Damascene metal integration



3D: from packaging to monolithic





[1] Cheramy, S., et al. "Advanced Silicon Interposer", C2MI Workshop, 2015
 [2] Patti, B., "Implementing 2.5D and 3D Devices", In AIDA workshop in Roma, 2013
 [3] Batude, P., et al. "3DVLSI with CoolCube process: An alternative path to scaling." VLSI technology symposium 2015

Making faster machines


Data center in a shoebox...

The same performance as NVIDIA EOS: 79.32 ExaFLOPS




18 Trillion devices 150 x 320 x 100 mm


Production process vision




NbTiN wires & vias



NbTiN/aSi JJ



NbTiN/HZO/NbTiN cap



400 MJJ/cm² @ 30 GHz

16 Metal layers

Imec 28 nm 300 mm SCD process

Only one new material, NbTiN


Fully compatible with CMOS process

Computational density the same as 7nm CMOS


Compatible with Place & Route

A. Pohkrel et al., IEDM 2024 & 2025.

The power wall




With the same power delivery network performance
the **Power Delivery Network (PDN) losses** will dominate when reducing V_{DD} and increasing Power





BSPDN=backside power delivery network

Bringing power conversion closer




Bring in voltage for each function from outside



Locally generate voltage from HV distribution





Local down-conversion from main power could become more efficient

Thermal




Source: Michael L. Rieger, J. Micro/Nanolith. MEMSMOEMS18(4), (2019) and <https://www.techpowerup.com/>

With BSPDN, hotspot size shrinks




BSPDN increases lateral resistance, denser logic concentrates the power

Spreading the heat in 3D is key




Memory


Compute performance increasing faster than memory interconnect bandwidth



Memory wall




Amir Gholami, et. Al. "AI and Memory Wall", <https://medium.com/riselab/ai-and-memory-wall-2cb4265cb0b8>






- AI is driving the HBM/DRAM growth.
- High-density, low-cost, non-volatile memory solution for both embedded (LLC) and stand alone are needed to keep the cost and power under control.

Beyond Von Neumann computing


M. Suri et al, IEDM 2011.



2 PCRAM Example:




FeRAM



Von Neumann computing

In-memory computing



Logic and arithmetic operations

A AND B A NOR B

Digital operations using SRAM

$\sum V_m * G_{m1}$ $\sum V_m * G_{m2}$

Analog: multiply and accumulate









ML ΔV

Sense Ampli. V_{ref}

'1' search drivers '0'

Searching / matching (CAM)

Near- & in-memory computing



From bits to qubits

Bit




1




0


Qubit




0 AND 1



Quantum computing



S. Beyne et al., IEDM 2025.



300mm wafer fabrication of silicon spin qubit arrays using 0.33NA EUV lithography

Take-aways

Key take-aways

- AI-driven compute explosion is reshaping semiconductor priorities
- Heterogeneous integration and chiplet-based design are now essential for scaling performance and energy efficiency beyond monolithic approaches
- Advanced packaging technologies are no longer back-end processes but strategic enablers for advanced computation (as well as advanced functionalization)

Key take-aways

- Memory bandwidth and data movement bottlenecks are critical constraints; research into near-memory compute and processing-in-memory should be accelerated
- Energy and thermal management are decisive for future systems; advanced cooling and energy-aware design must be integrated early in system architecture
- Quantum technologies remain highly exploratory but still hold a lot of promise

Landscape mapping

- United States: CMOS scaling, semiconductor equipment, and compute architectures (Near-/In-memory computing); strongest coordination between industry and academia
- Taiwan: the global anchor for leading-edge foundry technology, chiplet manufacturing, and 2.5D/3D packaging
- South Korea & Japan: dominant in memory (HBM, MRAM), materials engineering, and back-end integration
- Europe: global leader in scientific excellence and pathfinding research (Advanced CMOS, BEOL innovation, 2D materials) but lacks high-volume industrial deployment and system integration

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
United States	<ul style="list-style-type: none"> • Dominant in EDA, design & IP • CMOS scaling, MRAM, NMC/IMC • Strong equipment base 	<ul style="list-style-type: none"> • Advanced packaging • Chiplet standards (UCIe) • AI-enhanced design • Collaboration with fabless 	<ul style="list-style-type: none"> • Close tech gaps • Strengthen next-gen compute • Reduce dependency on East Asia

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
United States	<ul style="list-style-type: none"> • Dominant in EDA, design & IP • CMOS scaling, MRAM, NMC/IMC • Strong equipment base 	<ul style="list-style-type: none"> • Advanced packaging • Chiplet standards (UCIe) • AI-enhanced design • Collaboration with fabless 	<ul style="list-style-type: none"> • Close tech gaps • Strengthen next-gen compute • Reduce dependency on East Asia
Canada	<ul style="list-style-type: none"> • Leadership in quantum & photonics • Advanced packaging • Compound semiconductor R&D 	<ul style="list-style-type: none"> • Quantum hardware • Photonics • Chiplet/UCIe • Logic-memory integration • Novel AI compute architectures 	<ul style="list-style-type: none"> • Strengthen EU quantum & photonics • Improve packaging • Accelerate HPC

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
United States	<ul style="list-style-type: none"> • Dominant in EDA, design & IP • CMOS scaling, MRAM, NMC/IMC • Strong equipment base 	<ul style="list-style-type: none"> • Advanced packaging • Chiplet standards (UCIe) • AI-enhanced design • Collaboration with fabless 	<ul style="list-style-type: none"> • Close tech gaps • Strengthen next-gen compute • Reduce dependency on East Asia
Canada	<ul style="list-style-type: none"> • Leadership in quantum & photonics • Advanced packaging • Compound semiconductor R&D 	<ul style="list-style-type: none"> • Quantum hardware • Photonics • Chiplet/UCIe • Logic-memory integration • Novel AI compute architectures 	<ul style="list-style-type: none"> • Strengthen EU quantum & photonics • Improve packaging • Accelerate HPC
Taiwan	<ul style="list-style-type: none"> • Global leader in advanced manufacturing • Full value chain • CoWoS/3D packaging 	<ul style="list-style-type: none"> • Access to leading-edge nodes • 3D integration • Packaging & heterogeneous integration 	<ul style="list-style-type: none"> • Close advanced-node gap • Speed up packaging innovation • Strengthen supply chain

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
Japan	<ul style="list-style-type: none"> • Leadership in equipment & materials • MRAM, SiC/GaN, chiplets 	<ul style="list-style-type: none"> • Materials (resists, interconnects, ferroelectrics) • Advanced memory • Heterogeneous integration 	<ul style="list-style-type: none"> • Improve system integration • Close memory/material gaps • Strengthen resilience

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
Japan	<ul style="list-style-type: none"> • Leadership in equipment & materials • MRAM, SiC/GaN, chiplets 	<ul style="list-style-type: none"> • Materials (resists, interconnects, ferroelectrics) • Advanced memory • Heterogeneous integration 	<ul style="list-style-type: none"> • Improve system integration • Close memory/material gaps • Strengthen resilience
Republic of Korea	<ul style="list-style-type: none"> • Leadership in DRAM, NAND, MRAM • 3D & panel-level packaging 	<ul style="list-style-type: none"> • HBM • Near/in-memory • Neuromorphic & AI-EDA • Backend packaging 	<ul style="list-style-type: none"> • Address memory weakness • Improve packaging • Support AI/HPC integration

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
Japan	<ul style="list-style-type: none"> • Leadership in equipment & materials • MRAM, SiC/GaN, chipllets 	<ul style="list-style-type: none"> • Materials (resists, interconnects, ferroelectrics) • Advanced memory • Heterogeneous integration 	<ul style="list-style-type: none"> • Improve system integration • Close memory/material gaps • Strengthen resilience
Republic of Korea	<ul style="list-style-type: none"> • Leadership in DRAM, NAND, MRAM • 3D & panel-level packaging 	<ul style="list-style-type: none"> • HBM • Near/in-memory • Neuromorphic & AI-EDA • Backend packaging 	<ul style="list-style-type: none"> • Address memory weakness • Improve packaging • Support AI/HPC integration
India	<ul style="list-style-type: none"> • Strong semiconductor design capacity • Large workforce • Growing packaging and manufacturing capabilities 	<ul style="list-style-type: none"> • Chip design & verification • AI/ML optimization • Power electronics 	<ul style="list-style-type: none"> • Accelerate design cycles • Expand talent pipeline • Improve resilience

Recommendations

Country/Region	Ecosystem strengths	Potential partnership topics	Key benefits for the EU
Japan	<ul style="list-style-type: none"> • Leadership in equipment & materials • MRAM, SiC/GaN, chipllets 	<ul style="list-style-type: none"> • Materials (resists, interconnects, ferroelectrics) • Advanced memory • Heterogeneous integration 	<ul style="list-style-type: none"> • Improve system integration • Close memory/material gaps • Strengthen resilience
Republic of Korea	<ul style="list-style-type: none"> • Leadership in DRAM, NAND, MRAM • 3D & panel-level packaging 	<ul style="list-style-type: none"> • HBM • Near/in-memory • Neuromorphic & AI-EDA • Backend packaging 	<ul style="list-style-type: none"> • Address memory weakness • Improve packaging • Support AI/HPC integration
India	<ul style="list-style-type: none"> • Strong semiconductor design capacity • Large workforce • Growing packaging and manufacturing capabilities 	<ul style="list-style-type: none"> • Chip design & verification • AI/ML optimization • Power electronics 	<ul style="list-style-type: none"> • Accelerate design cycles • Expand talent pipeline • Improve resilience
Singapore	<ul style="list-style-type: none"> • Advanced manufacturing and packaging capabilities • Diverse and mature industry cluster • Strong R&D and workforce excellence 	<ul style="list-style-type: none"> • Advanced packaging & heterogeneous integration • Quantum technologies • AI-driven compute and edge architectures • Silicon photonics and optical interconnects 	<ul style="list-style-type: none"> • Access to cutting-edge packaging and photonics technologies • Accelerate AI and quantum integration into advanced compute systems • Enhance energy efficiency and security in HPC and edge

THANK YOU



This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562

This Event is associated with



And is a side event of the

**ECS BROKERAGE
EVENT 2026**

www.icos-semiconductors.eu

ICOS Final Event – Results & Recommendations on
International Cooperation on Semiconductors for
European Economic Resilience