

# R&D Catapult Platforms for SiC and Piezo-MEMS

Navab Singh, PhD Deputy Executive Director (Research), IME, A\*STAR, Singapore









## **R&D Catapult platform for Silicon Carbide**

- □ SiC a material of choice for medium and high voltage Power Electronics
- Major Challenges in SiC power technology development
- ☐ Key Highlights of our 200 mm SiC Open R&D Pilot Line
  - State-of-the-art Epitaxial Quality with High Throughput
  - Industrial grade SiC Process Modules
  - SiC Power MOSFET Demonstration
- ☐ Summary


## 





## SiC a material of choice for power electronics

Parameter	Description	Si	SiC	GaN
E <sub>g</sub> (eV)	Bandgap	1.12	3.26	3.39
μ <sub>n</sub> (cm²/Vs)	e <sup>-</sup> mobility	1430	900	2000
υ <sub>n</sub> (Mcm/s)	e <sup>-</sup> saturation velocity	10	20	25
E <sub>c</sub> (MV/cm)	Critical field	0.3	3.0	3.3
κ <sub>th</sub> (W/cmK)	Thermal conductivity	1.5	3.7	1.3
<i>T</i> <sub>m</sub> (°C)	Melting point	1414	2730	2500



#### Applications categorized by voltage range:







semiconductor type GaN 10% is expected for SiC \$23.8B discrete and power module.

By 2029, up to 25% Silicon

89%

2024 Yole report: Status of the Power Electronics Industry








## **Major Challenges for SiC Power Technology - Cost**

Driving force behind 8" wafer scaling

For a 32 mm<sup>2</sup> die, 200 mm wafer provides 1.89x more devices than 150 mm wafer



Assuming identical yield, 200 mm is expected to provide ~ 20% lower die cost than 150mm by 2030 (for 1200 V/100 A rated device)




## (iooi)







## **Major Challenges in SiC Power Technology - Bipolar Degradation**


Consequence of bipolar degradation – stacking fault formation – performance drop









#### Recombination enhanced stacking fault expansion







200 μm


## (1001)








Limited inversion carrier mobility due to interface and near interface oxide traps




Interface trap:




A. Siddiqui et al., IEEE TDMR, 16, 419, 2016.





P. Fiorenza et al., Mater. Sci. Semicond. Process., 169, 107866, 2024.

### Gate oxide reliability: bias temperature instability and oxide lifetime




- 1. Higher oxide electric field governed by:  $E_{\rm ox} = (\kappa_{\rm SiC}/\kappa_{\rm ox})E_{\rm SiC}$  with  $E_{\rm SiC} \sim 2-3$  MV/cm.
- 2. Larger  $D_{it}$  and NIOTs: Severe BTI and trapping-related transient effects.
- 3. Smaller conduction band offset: Larger leakage current.
- 4. Earlier trigger of F-N current: impact ionization and oxide lifetime degradation.

## 1001





## **Major Challenges in SiC Power Technology - Avalanche Ruggedness**



For same voltage and current rating, both epitaxy thickness and device area are reduced when using SiC devices.





Higher current density aggravates heat buildup, and thus, causing concerns in its avalanche ruggedness


#### **Avalanche energy:**

#### Short circuit withstand time:


Drain







P. D. Reigosa et al., Microelectron. Reliab., 88, 577, 2018.



A. Fayyaz et al., IEEE WiPDA, 2016.

N. Ren et al., Solid State Electron., 152, 33, 2016.


## (iooi)









**High Throughput SiC Epitaxial Growth with Low Defect Density** 








Thickness nonuniformity ( $\sigma \mu$ ): 0.93 %

#### Historical data from optimized recipe




## (100)








- 1. SiC Epitaxy Thickness Prediction Model Development:
- → Neural network-based process prediction model development using ASM PE108 Equipment (6/8-Inch Wafers)



#### 2. Process Improvement Using AI/ML Prediction Models:

- $\rightarrow$  Prediction model-based recipe development and validation (N/U: 6.39%  $\rightarrow$  3.12% improvement (N/U=3 $\sigma$ /Mean))
- → Integration of physics equations in progress for further improvement of the prediction model



## 1001






### **Precise Implantation Control with In-situ XRD**



- *in-situ X-*ray diffraction system (Laue's diffraction)
- To accurately calibrate the tilt angel for channeling implantation

- B, N, Al, P and Ar implant. on Si and SiC
- Energy Range: 10 ~ 960 keV
- Temperature: 25-500 °C
- Tilt angle: **0-60°**, Twist angle: **0-270°**
- Qualified process for 200 mm SiC and Si wafers



Good matching between experimental and simulated results


## (iooi)





## **Gate Oxide Interface: Reduced Interface Trap through Deposited Oxide Scheme**





LPCVD

Ref.	Oxide Deposition Technique	Post Treatment Gas/Tem(°C)/ Time(min)	<i>t<sub>ox</sub></i> (nm)	J <sub>G</sub> (A/cm²)	D <sub>it</sub> (cm <sup>-2</sup> eV <sup>-1</sup> )
This Work	LPCVD	NO/1300/30	40	5×10 <sup>-10</sup>	5×10 <sup>10</sup>
Ref-4	LPCVD	NO/1175/120	55		4×10 <sup>11</sup>
Ref-5	Sputter	CO <sub>2</sub> /1250/240	33	1×10 <sup>-9</sup>	2×10 <sup>11</sup>
Ref-6	PECVD	N <sub>2</sub> /1175/120	30		3×10 <sup>11</sup>
Ref-7	PECVD	N <sub>2</sub> /1400/45	30	1×10 <sup>-9</sup>	4×10 <sup>10</sup>
Ref-8	LPCVD	NO/1250/120	50	1×10 <sup>-9</sup>	2×10 <sup>11</sup>
Ref-9	CVD	N <sub>2</sub> /1300/600	45	1×10 <sup>-9</sup>	4×10 <sup>11</sup>

(Published in ICSCRM'24)

S/N	Oxide	Annealing	Thick. (nm)	[N] (cm <sup>-2</sup> )
D1	Thermal	-	50	-
D2	mermai	NOPOA	50	1.16×10 <sup>14</sup>
<b>D</b> 3	LPCVD	-	42	
D4	(Deposited)	NOPOA	40	1.26×10 <sup>14</sup>

Ti/Al SiO <sub>2</sub>	- <b>V</b> <sub>G</sub>	Hi: $f = 1$ MHz $E_{ox} = (V_G - V_{FB}) / d_{ox}$ Lo: Quasi-Static		
N-drift: 11 μm N <sub>D</sub> = 10 <sup>18</sup> cm <sup>-3</sup>		Hi-Lo C-V	PBTS@E <sub>ox</sub>	Hi-Lo C-V
Substrate Ti/Al —	<del> </del> III		Measure	ment setup




## (1001)






### Singapore's first 200 mm SiC Power MOSFET





Simulated V<sub>BD</sub> = 1485 V, Impact ionization model: Calibrated Okuto-Crowell model












(4)

## Scaling of specific on-state resistance






Trench technology allows one to pack more cells without compromising  $R_{DS(on)}$ 



Continuous improvement of B-FOM

#### 1.2 kV-class SiC MOSFETs benchmarking

Moving Towards SiC Trench Gate Technology for On Resistance Improvement



Trench gate technology promises improvement in both B-FOM [=  $V_{\rm BD}^2/R_{\rm DS(on)}$ ] and HF-FOM [=  $R_{\rm DS(on)}Q_{\rm G}$ ]








## **Summary**

- □ A\*STAR has successfully established the world's first 200 mm SiC open R&D pilot line with following key achievements:
  - SiC epitaxy: high throughput of ≥ 50 μm/hr with a killer defect density of ≤ 0.4 cm<sup>-2</sup>
  - Ohmic contact: Ni-based ohmic contact with a specific contact resistivity < 10<sup>-5</sup> Ωcm<sup>2</sup>
  - Gate stack: SiO<sub>2</sub>/SiC interface trap density of ~ 5×10<sup>10</sup> cm<sup>-2</sup>eV<sup>-1</sup> using deposited oxide scheme
  - Readiness of the line is demonstrated using planar gate MOSFETs with V<sub>BD</sub> > 1400 V
- □ A\*STAR is committed to continuously developing translational solutions for advancing SiC industry with our 200 mm SiC open R&D pilot line. We invite you to collaborate with us.

## R&D Catapult platform for MEMS (Micro Electro Multiphysical Systems)



- ☐ Semiconductor process to produce thousands of devices simultaneously on a wafer
  - ✓ Low cost.
  - ✓ Small form factor
  - Well controlled dimension and performance
  - ✓ Low power consumption






3mm



## PiezoMEMS is the key technology to drive MEMS growth

✓ Miniaturization ✓ Low driving voltage ✓ Integration compatibility









### **MEMS Device Demonstration**

**3D sensing** – ultrasound beam steering, works in dark environment, ultra-thin chip down to 0.2mm, fully customizable array size and configuration.




**mmwave filter** – 20 GHz FBAR filter with 3.2 dB loss, 11% BW, highest figure-of-merit among all acoustic resonators > 15 GHz.




**Microspeaker** – ultrasound with amplitude modulation, lead-free piezoelectric material (ScAlN), up to 100X lower driving current than PZT.




**Timing** – MHz resonator with Q of 10k, AlN on cavity SOI, temperature stable with passive and active compensation



## **PiezoMEMS Commercialization Challenges**



## **Tackling PiezoMEMS Commercialization Challenges**





## Designed for Scale: Starting the Development at Lab-in-Fab with the End in Mind

#### **Conventional "Lab-to-Fab" model**





Shorter path to commercialization with lower risk

#### **IME-STMicroelectronics "Lab-in-Fab" model**

Proof-of-concept Prototyping Low volume production production



- ~2000sqm cleanroom physically located in STMicroelectronics Singapore Fab
- Jointly operated by STMicroelectronics and IME
- R&D and manufacturing performed in the same fab, using the same equipment, and operated by the same team
- Providing customized device/process development
- Enable companies to commercialize their devices more quickly and with lower risk



## **Prototyping with Proven MEMS Platforms for Predictable Outcomes**

Evaluating the technology using available sample device chips


Zero waiting time, minimum cost Proof of concept using readily available platform, e.g. MPW

100% of companies returned

for initiating follow-up projects after prototyping with us in the past one year Improving the performance with process-design co-optimization

Customized
manufacturable
process, seamless
transfer for
production

#### **ScAIN/PZT on Si platform**



- Electrode-ScAlN-electrode-Si stack
- Backside Si etch cavity creation or cavity SOI
- Ideal for sensing and actuating applications


#### **Thin-film ScAIN platform**



- Electrode-ScAlN-electrode stack with minimum loading
- Frontside release for cavity creation
- Ideal for RF MEMS (GHz resonator & filter) and resonator-based sensors



## Shaping the Frontier of PiezoMEMS & Nurturing the next Generation Talents Through Collaborative Innovation



✓ In 2025, signed MOU with TSRI and The Institute for NanoSystems Innovation at Northeastern University for joint research collaboration and talent development.





- ✓ In 2024, offered PZT and ScAIN MEMS Multi-Project Wafer (MPW) to 14 participants across the world.
- ✓ Committed to continue the MPW offering to democratize piezoMEMS research.



We are open for partnership.

Let's innovate together to create greater impact!

