



imec

Pathfinding R&D to enable transition from lab-to-fab


Inge Asselberghs,
Imec, Belgium



Outline


- Bridging the gap from lab-to-fab
- Technology development from materials screening to prototyping
- Approach followed by pilot line projects – NanoIC pilot line and 2D-pilot line project
- Education and training

Moving R&D from lab to the fab



Technology development


progress requires extensive research into various fields




New materials



Process modules



Equipment




patterning capabilities



TRL
Low → High

From idea to prototyping



The NanoIC pilot line

NanoIC will provide Europe with a **beyond-2nm** leading edge system-on-chip pilot line.

It will develop advanced **logic**, novel **memories** and advanced **interconnect** technologies.

Infrastructure &
Equipment

Technology
development

Access &
selection


Education & work
force
development

NanolC's below-2nm objective on imec's logic technology roadmap

2018 2020 2023 2025 2027 2029 2031 2033 2035 2037 2039

N7 N5 N3 N2 A14 A10 A7 A5 A3 A2 sub-A2


DEVICE AND MATERIAL INNOVATIONS




CONTINUED DIMENSIONAL SCALING



CHIP INTERCONNECT ARCHITECTURE




Technology platforms in NanoIC scope:




Advanced logic: nanosheet FET


- Functional CMOS demonstrated
- Test Vehicle → ready for further process and module exploration w material and tool suppliers
- Electrical result → N2 research PDK



H. Arimura et.al. IEEE VLSI, 2024



The Evolution of the Graphene Flagship



SHAPING FUTURE TECHNOLOGY

- **12 Research and Innovation Actions (RIAs) and Innovation Actions (IAs)** work to integrate graphene and other 2D materials in a variety of areas including:
 - Electronics and Photonics
 - Energy
 - Biomedical
 - Composites
 - 2D materials of tomorrow
 - Safe by design
- **Graphene Europe in the Lead (GrapheneEU)** a Coordination and Support Action (CSA) guarantees overall coherence of the Graphene Flagship and provides common services and support functions.
- Teams working on **standards, industrialisation, road mapping** and **dissemination**.

Graphene Flagship Initiative



GRAPHENE EU CSA

12 RIAs/IAs



ARMS



GRAPHERGIA



MUNASET



GATEPOST



2D-BIOPAD



2D-NEURALVISION



GIANCE



NEXT-2DIGITS



2D-PRINTABLE



2D ENGINE



2DSPIN-TECH



SAFARI

AND THE


2D PILOT LINE

Bringing 2D-materials from lab to fab





Trajectory followed at imec



Generating the ecosystem for 2D material integration




Lab processing enables pathfinding process screening for fab integration.




Schematic of generic integration flow

Application specific integration demands



Wafer scale integration




Integration with only 300mm standard production tools

Wafer scale integration in 300 mm fab

From morphological demonstration to lot-to-lot variability


1st morphological demonstrator



Schram et al. 2017, ESSDERC

2017


Material screening via
Fab – Lab – Fab route



Huyghebaert et al. 2018, IEDM

2018


Wafer yield and process
uniformity



Schram et al. 2021, IEDM

2021


Epitaxial MoS2
integration enabled via
CoD2W transfer



Ghosh et al. 2023, VLSI

2023


Uniformity and
reproducibility



Ghosh et al. 2024, VLSI


2024

1st fab integration of full 300 mm
transferred WS2 layer




Asselberghs et al. 2020, IEDM

SLG EAM modulator
BEOL graphene integration




Wu & Pantouvaki et al. 2021, VLSI

Lot-to-Lot variability



Smets et al. 2023, Graphene week

Dedicated equipment



Above: The new 300 mm reactor by AIXTRON installed in the 300 mm cleanroom at imec.
Credit: AIXTRON
Below: First reported WS_2 growth on a 300 mm sapphire wafer in the new AIXTRON 2D reactor at imec.



Suss MicroTec's 200/300 mm automated tool for debonding 2D materials (TMDCs) from a growth wafer.


Education and training



PDK WORKSHOPS



PHDs



INTERNSHIPS



EXPERT COURSES


N2 PDK – Pathfinding PDK for future logic devices

An explorative design environment for 2nm
Gate All Around (GAA) Transistors

NanolC project provides a comprehensive PDK environment for

- **designing,**
- **experimenting** with, and
- **testing innovative IC solutions**

The PDKs are **continuously benchmarked**
with physical devices (fabricated in imec's cleanrooms),
for maximum adherence to **realistic electrical behavior**



Free access

PhDs and internships under NanoIC



PHD OPPORTUNITIES

Our PhD application window is open!



NanoIC

INTERSHIP

As part of the NanoIC pilot line, 5 Summer Fellow positions are available at Tyndall for Undergraduate STEM students in the European Union.



NanoIC



Collaboration with other initiatives



The acquisition and operation of the NanoIC pilot line are jointly funded by the Chips Joint Undertaking, through the European Union's Digital Europe (101183266) and Horizon Europe programs (101183277), as well as by the participating states Belgium (Flanders), France, Germany, Finland, Ireland and Romania. The 2D-pilot line is funded through projects 2D-EPL (952792) and 2D-PL (101189797).

Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or Chips Joint Undertaking or the Communications Networks, Content and Technology (CNECT) granting authority. Neither the European Union nor the granting authority can be held responsible for them.

Discover more at nanoic-project.eu



NanoIC

Discover more at graphene-flagship.eu/industrialisation/pilot-line/



GRAPHENE
FLAGSHIP

(Co)-funded by the European Union

