Inec

Pathfinding R&D to enable transition from lab-to-fab Inge Asselberghs, Imec, Belgium






Outline


- Bridging the gap from lab-to-fab
- Technology development from materials screening to prototyping
- Approach followed by pilot line projects NanoIC pilot line and 2D-pilot line project
- Education and training

Moving R&D from lab to the fab




Technology development

progress requires extensive research into various fields



TRL Low → High

From idea to prototyping



The NanolC pilot line

NanolC will provide Europe with a **beyond-2nm** leading edge system-on-chip pilot line.


It will develop advanced **logic**, novel **memories** and advanced **interconnect** technologies. Infrastructure & Equipment

Technology development

Access & selection

Education & work force development








ເກາຍc

Technology platforms in NanoIC scope:







ເງຍ

Advanced logic: nanosheet FET

- Functional CMOS demonstrated
- Test Vehicle \rightarrow ready for further process and module exploration w material and tool suppliers
- Electrical result \rightarrow N2 research PDK



H. Arimura et.al. IEEE VLSI, 2024






ເງຍອ





The Evolution of the Graphene Flagship




SHAPING FUTURE TECHNOLOGY


- 12 Research and Innovation Actions (RIAs) and Innovation Actions (IAs) work to integrate graphene and other 2D materials in a variety of areas including:
 - Electronics and Photonics
 - Energy
 - Biomedical
 - Composites
 - 2D materials of tomorrow
 - Safe by design
- Graphene Europe in the Lead (GrapheneEU) a Coordination and Support Action (CSA) guarantees overall coherence of the Graphene Flagship and provides common services and support functions.
- Teams working on standards, industrialisation, road mapping and dissemination.




Bringing 2D-materials from lab to fab


Trajectory followed at imec


















Schematic of generic integration flow

Application specific integration demands




Wafer scale integration





ເງຍອ

Dedicated equipment



Above: The new 300 mm reactor by AIXTRON installed in the 300 mm cleanroom at imec. Credit: AIXTRON


Below: First reported WS_2 growth on a 300 mm sapphire wafer in the new AIXTRON 2D reactor at imec.



Suss MicroTec's 200/300 mm automated tool for debonding 2D materials (TMDCs) from a growth wafer.

ເງຍອ

Education and training





N2 PDK – Pathfinding PDK for future logic devices

An explorative design environment for 2nm Gate All Around (GAA) Transistors

NanolC project provides a comprehensive PDK environment for

- designing,
- experimenting with, and
- testing innovative IC solutions

The PDKs are **continuously benchmarked** with physical devices (fabricated in imec's cleanrooms), for maximum adherence to **realistic electrical behavior**





ເກາຍc

PhDs and internships under NanolC







ເງຍອ

Collaboration with other initiatives



The acquisition and operation of the NanolC pilot line are jointly funded by the Chips Joint Undertaking, through the European Union's Digital Europe (101183266) and Horizon Europe programs (101183277), as well as by the participating states Belgium (Flanders), France, Germany, Finland, Ireland and Romania. The 2D-pilot line is funded through projects 2D-EPL (952792) and 2D-PL (101189797).

Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or Chips Joint Undertaking or the Communications Networks, Content and Technology (CNECT) granting authority. Neither the European Union nor the granting authority can be held responsible for them.

Discover more at nanoic-project.eu





Discover more at grapheneflagship.eu/industrialisation/pilot-line/







(Co)-funded by the European Union





ເງຍ