

# **Key Emerging Technologies for future Industrial Applications**

## **Landscape analysis of standards in semiconductor and chip**

The first iteration

Salahuddin Nur and Ryoichi Ishihara

Delft University of Technology

## Why do we analyze?

- Growing importance of semiconductors for European industry and society
- Strengthen EU's position in global value chains in semiconductor: EU Chips Act
- Semiconductor standardization = Critical to ensure interoperability, efficiency and technical leadership

# Objectives

- Identify and map the gaps in **existing value chains** potentially induced by a lack of international standards
  - provide a set of recommendations for **standardization activities**
- Identify needs of new standards for **emerging technologies**, for which value chains are under construction
  - **provide specification** of these needs and potential recommendations
- Recommendation on Standardisation (July 2025)
  - Now it is working in progress!


- List devices and process steps
  - Aeneas, input from ICOS WP3
- Form a technical working group (TWG)
  - ICOS, StandICT.eu and AllPROS.eu
- Identify standard development organizations (SDOs) and working groups
- List and classify the standards (~2500!) into types of devices, process steps and applications
- Analyse the statistics and identity and map the gaps

# Original classifications

	Material	Equipment		IC Design			Front-End Fab.	Eng. Services	Software provider	Industrial tech.
		Front-End Equipment & Services	Back-End Equipment & Services	EDA	IP Blocks	Whole IC				
<b><u>Devices</u></b>										
<b>AI</b>				X	X	X			X	
<b>Chiplets / Advanced packaging</b>	X		X	X		X	X	X	X	
<b>Energy efficiency and sustainability</b>	X	X	X	X		X	X	X		X
<b>Sub-5nm</b>	X	X		X		X	X			
<b>Advanced Litho.</b>	X	X		X		X	X			
<b>Quantum computing</b>	X	X	X	X		X	X	X	X	X
<b>Neuromorphic/ReRA M/AI chip</b>	X			X	X	X	X			
<b>Edge computing</b>	X		X	X	X	X	X	X	X	X
<b>Photonics</b>	X		X	X	X	X	X	X	X	X

**Cybersecurity**

# SDOs Classifications: Applications



**All of them are international**


Emerging Technologies in Industrial Applications  
Salahuddin Nur and Ryosuke Tanaka, Delft University of Technology

# New Classifications

	Materials	Equipment Front-End and services	Equipment Back-End and services	IC Design EDA tools and services	IC Design Blocks	IC Design Whole IC	Front-End Fabrication
Sub-5nm							
Photonics							
Quantum computing							
Neuromorphic/ReRAM/AI Chip							
<b>AI - Applications</b>							
Edge & Cloud computing - Applications							
<b>Wide bandgap</b>							
<b>Flexible hybrid electronics</b>							
<b>MEMS</b>							
<b>Generic</b>							

**Advanced Lithography, Chiplets/advanced packaging and Energy efficiency & sustainability are included in the process steps**


# # standardizations vs devices





# # standardizations vs devices


w.o. non-specific devices



# Observation: Devices

- Moderately covered for photonics/AI/Flexible-hybrid electronics/Wide-bandgap/MEMs devices.
- Lack in emerging devices (sub-5nm, quantum, neuromorphic)
  - Did not analyze IEEE yet
  - Difficult to identify from abstract
    - Needs deep dive in Non-specific devices
  - SDOs not identified
  - Potentially the gap


# # standardizations vs process steps



# Observation: Process Steps

- Well covered for Front/backend fabrication
- Somewhat limited for Front/backend equipment
  - Difficult to distinguish between Equipment and Fabrication
- Very few for IC design tool and IC whole design
  - Did not analyze IEEE yet
  - Potentially the gap


# # standardizations vs process steps for emerging technologies



# Observation: Process steps for emerging technologies

- Very limited numbers of standardization for Energy efficiency & sustainability, Advanced lithography, and Chiplet/Advanced Packaging
  - No IEEE analysis yet
  - Missing SDOs
  - Hidden in the generic process steps
  - Potentially the gap

# # standardizations vs applications



# Observation: Applications

- Well covered for Generic/Transversal and Security
- Limited for Automotive/Consumer/Health/Industry
  - Included in Generic/Tranversal
- None for Aerospace&Defense/Data center/Edge
  - No IEEE analysis yet
  - Included in Generic/Transversal



# Conclusions

- The first round of semiconductor standardization landscape analysis has been performed.
- AI/Photonics/Flexible devices and Front/Backend fabrication process seem to be covered moderately well.
- Coverages in sub-5nm/quantum/neuromorphic devices, advanced litho./chiplet/energy efficiency and sustainability/advanced packaging, and IC design tool/whole design steps are very limited.
  - Hidden in IEEE standards and/or generic devices/process steps
  - Missing SDOs
  - Potentially the gaps

# Outlook

- Find SDOs/WG for the emerging devices/process steps and potential national activities
  - Interview with experts
  - Organize a webinar
- 2<sup>nd</sup> iteration
  - Analyze the IEEE standards (~2500 entries)
  - Deep dive into Non-specific devices/process standards
  - Add new (sub) classifications, e.g., energy harvester
- Increase granularity of the analysis map (device vs. process steps) and identify the gaps
- Produce specifications and recommendations
- Finalize the report in July

# Acknowledgement

- Silvana Muscella, Barbara Iryde, XiaoRui Zhang, Maria Giuffrida (StandICT.eu)
- Karim Tobich (Cyber Security & Technology Consultancy)
- Thomas Reibe (EU)
- Patrick Cogaz and Vincent Le Meau (Aneas)
- Abhishek Ramanujan – Analog devices
- Gianluca Milano – Intrim
- Richard Pitown – ResolutePhotonics
- AllPROS.eu, VLC Photonics, Grenoble-inp, IMT, ADAPT Centre and others

A high-resolution, close-up photograph of a semiconductor chip, showing a complex grid of circuitry and various colored regions (blue, purple, orange, green) representing different functional blocks. The text "THANK YOU" is centered over this image.

# THANK YOU



*This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562*