

 EU - India **Joint Researchers Workshop on Semiconductors**

 \triangleright 9 October 2024

Heterogenous Integration -**Enabling systems beyond Moore's Law**

Dr.-Ing. Andreas Middendorf Strategic Business Development Fraunhofer IZM, Berlin

Brussels, Belgium October 9th 2024

EU - INDIA - Joint Researchers Workshop on Semiconductors

 \odot

Fraunhofer IZM - Crossing Frontiers in Microelectronics Three facts about our institute

We are one of the world's leading institutes for applied research as well as the development and system integration of robust and reliable electronics.

We have over 30 years of experience with novel technological solutions developed in collaboration with partners from industry and academia.

We are the only fully integrated packaging institute covering everything from design, technology, reliability, and eco assessments.

10 October 2024 Page ² © Fraunhofer IZM

1

2

3

Fraunhofer IZM at a Glance30 years of experience

Page 5 ¹⁰ October © Fraunhofer IZM 10 October 2024

Fraunhofer IZMA selection of our clients and partners

Page ⁴

2024

10 October © Fraunhofer IZM Fraunhofer **IZM**

The Fraunhofer-Gesellschaft

Research Fab Microelectronics Germany (FMD)

Page 5 10.10.2024 © Fraunhofer IZM

High Performance Computing Cluster

Some Historical Facts…

Page 7 $10/10/2024$ © Fraunhofer IZM

High Performance Computing Drivers and Challenges

MEMORY WALL: Microprocessor speed increased faster than memory speed

POWER WALL: End of Dennard Scaling (= as transistors get smaller, their power density stays constant, < 65nm)

Training compute (FLOPs) of milestone Machine Learning systems over time

AlexNet: Convolutional neural network (CNN) used for image recognition AlphaGo: 1st computer program to defeat a human Go player

Page 8 © Fraunhofer IZM 10/10/2024

High Performance Computing Drivers and Challenges

MEMORY WALL: Microprocessor speed increased faster than memory speed

POWER WALL: End of Dennard Scaling (= as transistors get smaller, their power density stays constant, < 65nm)

Page 9 © Fraunhofer IZM 10/10/2024

Demanding High-End Performance Packaging

SoC vs. Chiplet vs. Wafer Scale Engine

Page 10 © Fraunhofer IZM 10/10/2024

Technology Overview and Manufacturers

High-End Performance Packaging

Seite 11 10.10.2024 © Fraunhofer IZM

Advanced Packaging for High-Performance Computing Major Technology Challenges for Chiplets Systems

131072/mm2 **High-end Performance Packaging** areal density placement Heterogeneous Integration 65536/mm2 [bumps/mm²] accuracy Hybrid Bonding: Next-Architectures 32768/mm2 Gen $10⁷$ 16384/mm2 50n@3o 3D-SOC 8192/mm2 $10⁶$ $mm2)$ 100n@3o Hybrid Bonding: 3D-Image 4096/mm2 Flip-Chip: µbumps/Cu Bumpless Pillars **Sensors** 3D-SIC 2048/mm2 per $10⁵$ **DIELETS** (Inorganic RDL) Embedded Si bridge: 1024/mm2 Density* (VO µbumps **CHIPS** 0.5μ @ 3σ Fan-Out (HD FO) $512/mm2$ po-Flip-Chip: ubumps/Cu 1μ @30 256/mm2 $10⁴$ Pillars
Flip-Chip: µbumps/Cu $EMIB$ $\frac{2.5D}{100}$ HBM 128/mm2 Pillars **SLIM** Flip Chip: Bump CoWos \overline{Q} $64/mm2$ **InFO, FOCOS** $10³$ 2.5D Si Interposer SWIFT Organic RDL) 4μ @30 $32/mm2$ $16/mm2$ **RCP** Fan-Out (Core) - Fan-In Fan-Out (UHD FO) $10²$ **2D** 10μ@3σ $eWLB$ $8/mm2$ FC-BGA $4/mm2$ IC Substrate: BGA Balls $10¹$ $2/mm2$ IC Substrate: BGA Balls Flip Chip: QFN 40 $100 \mu m$ 0.2 0.5 $\mathbf{1}$ $\overline{5}$ 10 \bullet $1/mm2$ 1024,0um 512,0um 256,0um 128,0um 64,0um 32,0um 16,0um $8,0 \mu m$ $4.0 \mu m$ $2.0 \mu m$ $1,0 \mu m$ $0,5 \mu m$ bump pitch [µm] IO Pitch (um) https://www.ectc.net/files/68/Behler%20Besi.pdf YOLE **Log Scale** Integration of components Smaller and smaller dimensions on a **single combined** to a systemwaferFraunhofer

IO Density vs. IO Pitch for Advanced Packaging (Log Scale)

Page 12 © Fraunhofer IZM 10/10/2024

Page 14 © Fraunhofer IZM 10/10/2024

Interposers Silicon, Glass and Silicon Carbide

- **Si-interposers** w/ polymer based RDL and TSV \rightarrow established technology, approved by industry
- **BEOL Si-interposers** back side finishing \rightarrow established technology, approved by industry
- **Glass interposers** \rightarrow technology path explored, various TGV and cavity options, interest from industry
- SiC interposers \rightarrow technology setup is done but why SiC? High thermal conductivity (>350 W/mK, on par with Cu!), high Young's modulus (>370 GPa), dielectric contant (6.5-10)

Chip / System Design: ETH Zürich Interposer Finish / Assembly: Fraunhofer IZM

Page 15 © Fraunhofer IZM 10/10/2024

Interposers Silicon, Glass and Silicon Carbide

- **Si-interposers** w/ polymer based RDL and TSV \rightarrow established technology, approved by industry
- **BEOL Si-interposers** back side finishing \rightarrow established technology, approved by industry
- **Glass interposers** \rightarrow technology path explored, various TGV and cavity options, interest from industry
- SiC interposers \rightarrow technology setup is done but why SiC? High thermal conductivity (>350 W/mK, on par with Cu!), high Young's modulus (>370 GPa), dielectric contant (6.5-10)

Interposers Silicon, Glass and Silicon Carbide

- **Si-interposers** w/ polymer based RDL and TSV \rightarrow established technology, approved by industry
- **BEOL Si-interposers** back side finishing \rightarrow established technology, approved by industry
- **Glass interposers** \rightarrow technology path explored, various TGV and cavity options, interest from industry
- SiC interposers \rightarrow technology setup is done but why SiC? High thermal conductivity (>350 W/mK, on par with Cu!), high Young's modulus (>370 GPa), dielectric constant (6.5-10)

Fraunhofer

MIKROELEKTRONIK

FBH

- Integrated Silicon Capacitors: ₩.
	- Capacitance density >500 nF/mm2
	- Capacitance stability over voltage and temperature
	- Low profile (<50 µm) and low temperature fabrication
- Under development: *''Mo*

10/10/202 4

Page 18

High-Density Si-Interposer

Currently available

Passive/active

₩,

- Post bond Cu damascene metallization (starting 2023)
- Security key integration through embedded NVM (starting 2024)
- Coils and ferromagnetic materials for voltage regulators (2025)
- W2W bonding with focus shift to (self-assembled) D2W bonding
- Massive parallel transfer bonding for chiplet integration *Ih,

Pitch / Material Progression to Ultra-Fine Pitch Bumping and Assembly Technology

Technology

Building Blocks

Page 19 10/10/2024 © Fraunhofer IZM

Spotlight: Assembly Progress to Ultra-Fine Pitch

Polymer Hybrid Bonding Technology

Technology

Building 0000 **Blocks** 00

Page 20 10/10/2024 © Fraunhofer IZM

Chiplets

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore Director, Research and Development Laboratories, Fairchild Semiconductor division of Fairchild Camera and Instrument Corp. 19th April1965

[…] It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically. […]

Gordon E. Moore, 1965

Fraunhofer

© Fraunhofer IZM 10/10/2024Page 22

Chiplet-Technology Definition

A chiplet is an integrated circuit block specifically designed to work with other chiplets to form a larger more complex system **that often makes use of reusable IP blocks**

- A chiplet can be created by partitioning a die into functions that are more cost effectively fabricated (smaller die, higher yield, and less advanced nodes)
- A chiplet is a hard IP block
- Functions with other chiplets, so design must be co-optimized and silicon cannot be designed isolated
- Made possible by communication using chiplet interface (proprietary today)

Differs from SiP or MCM New system design, not just a combination of different "off-the-shelf" chips

Chiplet is not the package, it's the design philosophy

- Change from "silicon centric thinking" to "system-level planning" and "co-design of IC and package"
- The industry has to think about chip design in a new way
- Same impact as when the industry moved from a peripheral chip layout to area array!

Chiplet-Technology Motivation

Moore's Law and ist classic node scalability has no economic advantages anymore:

- **High design cost and equipment invest** für next node generation (significantly caused by lithography)
- **High production cost vs. Yield** (Samsung has 60 % and TSMC at ca. 55% yield at 3 nm, according to KMIB News, 07/2023)

Phil Garrou, 2018 (7nm)

Page 24 10/10/2024 © Fraunhofer IZM

Chiplet-Technology Motivation

Moore's Law and ist classic node scalability has no economic advantages anymore:

- **High design cost and equipment invest** für next node generation (significantly caused by lithography)
- **High production cost vs. Yield** (Samsung has 60 % and TSMC at ca. 55% yield at 3 nm, according to KMIB News, 07/2023)

Chiplet-Technology Motivation

Moore's Law and ist classic node scalability has no economic advantages anymore:

- **High design cost and equipment invest** für next node generation (significantly caused by lithography)
- **High production cost vs. Yield** (Samsung has 60 % and TSMC at ca. 55% yield at 3 nm, according to KMIB News, 07/2023)

Heterogeneous integration offers an economic turning point:

- 2.5D / 3D integration
- **Embedded bridge**
- **Chiplet-disaggregation**
- HD Fan-Out
- …

Challenges and at the same time the requirements would be:

- System Technology Co-Optimization (STCO) on system level is essential, combination of different materials, parts of classic assembly (D2W) probably are integrated in the fab processing
- **Union of the triumphirate of design / fabrication / test**

© Fraunhofer IZMPage 26 10/10/2024

Wafer-and Panel-Level Hetero-Integration

Merging of Wafer- and PCB Technologies

Fraunhofer - Heterogeneous Integration

From Wafer Level System Integration to Panel Level System Integration

5 nm ... >100 nm

 $0.75 \,\mu m \ldots > 10 \,\mu m$

$< 5 \mu m$... 100 μm

Wafer Level Packaging (WLP) Panel Level Packaging (PLP)

Technology: Based on thin film materials & equipment Wafer size: 100 mm ... up to 300 mm Input: CMOS - III/V - WBG wafers Output: 2.5D/3D integrated systems or system components Technology: Based on PCB materials & equipment **Panel size:** up to 610×456 mm² Input: CMOS / III/V / wide bandgap dies (w/ bumping) Output: Packaged/embedded modules

Design for Reliability

Reliability Challenges for Heterointegration

- Process and Material Level*''Ma*
	- Hybrid bonding/TSV: contact integrity, bonding strength, cyclic protrusion
	- Smaller size & pitch (μ m...sub- μ m): dielectric breakdown, migration, ESD *''Ma*
	- New material interaction: Si/SiC/GaN…Metals like Cu, W, *''Ma* Al…barriers…dielectric
		- → Model upgrades needed (size, process, time / age,
			- temp. … dependences)
- Assembly Level "Ih

10/10/202 4

Page 30

- Thermal aspects: heat path solutions, thermo-mechanical interactions
- Design aspects: modularity, speed, cost, BIST & monitors, feedback loop ₩.
- Modeling aspects: digital twin, compact digital twin, health monitoring
- Use Case / Application Level *''Ma*
	- Flexibility & performance of QMS technology \Box Useful in many different markets
	- Much increased robustness & safety needed for markets like automotive

Application: Sensor platform for next generation electronics

Universal Sensor Platform (USEP)

- Development of universal sensor platform (USEP), with which even smaller system providers can shoulder the growing development and production effort for next generation electronics
- Embedded chips
- Package-size: 10mm x 10mm x 0.2mm
- 4 layer thinfilm redistribution
- SMD-assembly of different sensors on top
- Assembly of complete sensor system on evaluation and application boards
- System level validation and functionality demonstration

Application: Modular Capsule Endoscopy System

Project EndoTrace

- Use of different miniaturization ₩. techniques (e.g. Module stacking, embedding, semi-flex)
- Reduce number of images during the *Ih passage through the body (approx. 1/10)
- Onboard image capturing and storage, no *''Ma* external devices needed

small intestine

10/10/202 4

Diagnostic Smart Pill

Page 32

endo*Trace*

BI.

MIKROELEKTRONI

Summary

Key Elements for HPC Module Integration

- Optimized system design and package technology for superior signal- und power integrity (active interposer, back side power supply, …)
- \blacksquare Thermal management crucial for scalability of package
- Purpose built client (tailoring of chiplet mix for specific applications)
- Handling of thin wafers + TSV integration
- Thermo-mechanical stability \rightarrow warpage / scalability
- Interconnect scalability \rightarrow bump size/pitch and assembly technology (extreme placement accuracy specs!)

System Technology Co-Optimization (STCO)

Heterogeneous Integration

Conclusion

- Co-Design
	- Chip design needs a close link to the package design to guarantee high performance and reliability ₩.
	- Multiple domains with different scaling properties have to be taken into account ₩.
	- Different design libraries are necessary for product development <u>Wii</u>
	- Thermal, mechanical and electrical analysis are key for high yield M,
- New Materials
	- Mechanical, electrical and thermal interactions of different materials not yet used as default
- Cost
	- Complex systems require new packages *''Ma*
		- \rightarrow Therefore new package platform like embedding have to be considered
- Customer Requirements

10.10.2024

- Reliability and application specific requirements ₩,
- High performance is mostly required in HI-applications ₩.
- Control of temperature requires advanced cooling concepts
- Test<u> Mi</u>
	- Application specific tests for complex packages (incl. mixed signal, media, etc.) ₩,
	- Electrical, mechanical and thermal aspects are important₩,

35

Complexity of Advanced Heterogenous System Integration

Page 36 10/10/2024

Contact

Dr. Andreas Middendorf Strategic Business Development

Phone: +49 30 46403-135 E-Mail: andreas.middendorf@izm.fraunhofer.de

Fraunhofer IZMGustav-Meyer-Allee 25 13355 Berlinwww.izm.fraunhofer.de

Fraunhofer Institute for Reliability and Microintegration IZM