



# **Heterogeneous 3D Chiplet Integration for AI application**

**Mitsu Koyanagi**

**Global INTeGration Initiative (GINTI)  
Tohoku University, Japan**


**Tohoku-MicroTech. Co., Ltd, Japan**

# Outline



- Introduction
- 3D Chiplet Integration
- 3D Heterogeneous Integration
- Neuro/AI System by 3D Integration Technology
- Conclusions

# First Proposal of 3D Integration Technology in Tohoku University


**The 1<sup>st</sup> proposal of 3D integration using wafer bonding in 1989**



M. Koyanagi, Proc. 8<sup>th</sup> Symposium on Future Electron Devices, pp.50-60 (Oct. 1989)




# 3D Chiplet Integration in Tohoku University



M. Koyanagi, Stanford University Workshop (CIS Round Table) (2005)


# First 3D-IC Test Chips with TSVs Fabricated in Tohoku Univ.

## 3D image sensor chip




H. Kurino, M. Koyanagi et al.  
IEEE IEDM (1999)

## 3D memory



K. W. Lee, M. Koyanagi et al.  
IEEE IEDM (2000)


## 3D microprocessor chip



T. Ono, M. Koyanagi et al., IEEE COOL Chips (2002)


# Practical Implementation of 3D-IC Chips with TSVs in Semiconductor Manufacturers

## 3D image sensor chip




T. Haruta (Sony)  
IEEE ISSCC (2017)

## 3D memory



J. C. Lee et al. (SK Hynix)  
IEEE ISSCC (2016)

## 3D microprocessor chip




Wilfred Gomes et al. (Intel)  
IEEE ISSCC (2020)

# Chiplet Integration

## UCIe (Universal Chiplet Interconnect Express)


► Disintegration SOC first and **integration with best/optimized node**



### Monolithic chip

#### IBM z14 Processor


14nm technology node  
6.1B transistors  
Chip size: 696 mm<sup>2</sup>  
(ISSCC 2018)



Source: S-H You (IEDM2020 Short Course)


## Chiplets & Active Interposer : Concepts

- Chiplet for:
  - Lower cost
  - Higher modularity
  - From IP-reuse to circuit-reuse



- Active Interposer, the « Smart Hub » for :
  - Scalable System Interconnects
  - PHYs for off-chip communication
  - Power Management
  - DFT, thermal, etc

- ✓ Using passive interposers (2.5D) or organic substrate:
  - ❖ But limitations regarding
    - Chiplet connectivity (scalability),
    - Less scalable function (heterogeneity)



*In a mature CMOS technology (cost-performance trade off)*

D. Dutoit et al. (CEA-LETI), IEDM2020

# AMD Instinct™ MI300A Modular Chiplet Package

## I/O Die (IOD) x4

128 Channel HBM3 Interface  
256MB AMD Infinity Cache™  
Infinity Fabric Network-on-Chip  
2 x16 PCIe® 5 + 4<sup>th</sup> Gen Infinity Fabric™ Links  
6 x16 4<sup>th</sup> Gen Infinity Fabric™ Links

## Accelerator Complex Die (XCD) x6

228 AMD CDNA™ 3 Compute Units

## CPU Complex Die (CCD) x3

24 “Zen 4” Cores [ISSCC23]


## AMD Infinity Fabric™ AP Interconnect

## HBM3

8 physical stacks  
AMD Instinct™ MI300A: 128 GB (8-high)

## 3D + 2.5D Advanced Package



3D hybrid bonding  
2.5D silicon interposer




Alan Smith et. al.. IEEE ISSCC, pp.208-209 (2024)




# Direct D2W Hybrid Bonding and Collective D2W Hybrid Bonding (Reconfigured W2W Hybrid Bonding)



# Process Flow of D2W Hybrid Bonding




# Hybrid Bonding in Tohoku University



Cu post size  $5\mu\text{m}$ ; pitch  $10\mu\text{m}$

(a) W2W




Cu post size  $1.5\mu\text{m}$ ; pitch  $2.5\mu\text{m}$

(b) C2W

M. Murugesan, M. Koyanagi, T. Fukushima,  
IEEE ECTC (2022)

To be published


# Cu Grain Morphology \_ SEM



Grain size  $\sim 2\mu\text{m}$   
(tiny and extremely  
random oriented)


Grain size  $>10\mu\text{m}$   
(very large and relatively  
oriented)

# Cu Grain Crystallographic Orientation \_ EBSD




M. Murugesan, M. Koyanagi, T. Fukushima, IEEE  
ECTC (2022)

# 3D Chiplet Integration on Wafer by D2W Hybrid Bonding



(a) Low magnification image (b) Tilted SEM image, and (c) Cross-sectional SEM image

S. Lee et al., IEEE ECTC, pp.1085-1089 (2022)




HBM with 8 memory layers


Jaesik Lee, IEEE IEDM, SC2.2 (2023)

# Pick-and-Place vs Self-Assembly

## ● Traditional pick-and-place assembly




Alignment accuracy and time with commercial bonders




## ● Self-assembly using liquid surface tension

High accuracy &  
High throughput

Mult-chip  
pick-up tool




# Simultaneous Bonding of Many Dies with Different Size by Self-Assembly







# High-Speed Water Droplet Spray for Self-Assembly



# Water Droplets Supplied on Small Hydrophilic Area



# Photo of Various-size Self-Assembled Chips on 8-inch Wafer Prepared by Hybrid Self-Assembly




# Photo of $\mu$ LED Array Prepared by Hybrid Self-Assembly




Self-Assembled Micro-LED chips  
(75 $\mu$ m $\times$ 125 $\mu$ m)

# Combined Process Sequence of Self-Assembly and Hybrid Bonding (SA-Hybrid Bonding)




# Results of SA-Hybrid Bonding

①




- Using this method, we have currently achieved an assembly of 6 layers. In the future, we will continue to explore the best conditions to achieve a structure of more than 12 layers.

②



- The current average assembly accuracy has reached a level of less than 500 µm, but the data is still scattered, and efforts will be made to reduce the data scatter in the future.

③




- The current thermal bonding can still see the bonding interface between Cu. In the future, we will continue to explore the impact of liquid on bonding and the optimal bonding conditions.

# Heterogeneous Integration

- Device Level
- Architecture/System Level

# Device Level Heterogeneous Integration

## 3D Heterogeneous Integration Technology in Tohoku Univ.



Different devices

Different size chip

Different materials


Future high-performance / multi-functional trillion sensors and IoT require high-speed data transfer & low power operation.

T. Fukushima, M. Koyanagi et. Al., IEEE IEDM, p.359 (2005)

K-W Lee, M. Koyanagi et. al., IEEE IEDM, p.531 (2009)



# New Reconfigured Wafer-to-Wafer 3D Integration




T. Fukushima and M. Koyanagi et al., *IEDM*, p.439 (2007)

**3D super chip**

# Various Kinds of Heterogeneous Integration

- **Heterogeneous Integration with Non-Si devices**
- **Heterogeneous Integration with Sensor/MEMS**
- **Heterogeneous Integration with Photonics/Optics**
- **Heterogeneous Integration with Bionics**
- **etc.**


# Heterogeneous Integration with Compound Semiconductor Chip (DAHI)




DAHI on CMOS



DAHI on SiC interposer




# 3D Heterogeneous Integration with MEMS Using Self-Assembly




K-W Lee, M. Koyanagi et al., 3D-IC, Sept. 28, 2009

## 2.5D/3D Heterogeneous Integrations of CMOS, MEMS and Passive Device Chips on Si Substrate



# Electronic-Photonic Systems-on-Chip for Compute, Communications and Sensing

## 45SPCLO process




Rakowski *et al* OFC 2020

- Same transistors as in 45nm SOI
- Number of features optimized for photonics
  - Ge photodetectors, Si dopings, Si partial etch, SiN, V-groove couplers etc.

Vladimir Stojanović, IEEE ISSCC Forum 6.8 (2024)

# Future Systems-In-Package with Optical I/O




Gen	Electrical I/F (Advanced Package)				Optical I/F (CW-WDM)			Optical Chiplet BW (Tx+Rx)	Off-package IO BW (4-8 chiplets per package)
	I/F	Modules	Tx / Rx IOs	Data Rate [Gbps/IO]	Ports	$\lambda$ s / Port	Data Rate [Gbps/ $\lambda$ ]		
1	AIB	24	20 / 20	2	8	8	16	2 Tbps	8-16 Tbps
2	AIB	16	80 / 80	2	8	8	32	4 Tbps	16-32 Tbps

- Gen 1 and Gen 2 already built and hardware validated
- 16-32 Tbps off-socket optical I/O bandwidth possible today

(Source: Wade *et al* HotChips 2023)




Vladimir Stojanović, IEEE ISSCC Forum 6.8 (2024)

# 3D Heterogeneous Integration with Photonics (Photonic 3D Integration)




Vertical optical interconnection (TSPV)

- TSPV (Through Si photonic via)




Before mirror formation      After mirror formation






# Photonic 2.5D/3D Heterogeneous Integration (Optical Interposer Embedded with VCSEL/PD Chips)




(Photograph of optical interposer captured from back surface)




A.Noriki, M. Koyanagi et. al., Jpn. Jour. Appl. Phy. Vol. 48, p.C113-1 (2009)

# MEC System Module with Optical Interconnection by Heterogeneous Chiplet Integration



# Fabrication Flow of Optical Interconnection with Grating Coupler and Plasmon Coupler



Cross-sectional Structure of Optical Interconnection with Grating Coupler and Plasmon Coupler






Photo after transferring Si optical waveguide patterns onto a Si interposer wafer




# VCSEL Chiplet Integration on Glass Interposer by Self-Assembly


## Self-Assembly of 12-ch VCSEL Chip on Glass Interposer



### Top-side view





### Bottom-side view




Applied voltage : 2 V  
Measured current value : 5.0 mA

# 3D Heterogeneous Integration with Bionics (Bionic 3D Integration)

## 3D-Retina Chip Implantation into Human Eye (Retinal Prosthesis)



(a) Retinal Prosthesis Module





(b) Retina Prosthesis Module and Human Eye

T. Tanaka, M. Koyanagi et. al.,  
IEEE IEDM, p.1015 (2007)



# EPP Waveforms with/without Flashlight

## Animal experiment setup




# 3D Heterogeneous Integration with Bionics (Bionic 3D Integration)

## Brain-Machine Interface (BMI) and Intelligent Si Neural Probe with Multi-electrodes and Sensors





Recording of Neuron Potential in a Brain  
Using Si Neural Probe

S. Kanno, T. Tanaka, M. Koyanagi et. al., Jpn. Jour. Appl. Phy., Vol. 48, p. C189-1 (2009)




*Si neural probe mounted on PCB*




*Si neural probe with piezoresistive force sensor*

# Tohoku Univ. Intelligent Neural Probe family


(Prof. Tetsu Tanaka)




*4-shank double-sided Si neural probe*



*Pillar-type electrode array (10x10)*



*Si neural probe with microfluidic channel*



*Si neural probe with optical waveguides*



# Neural stimulation



	Electrical	Chemical	Optical
Stimulus speed	Fast 😊	Slow	Fast 😊
Neural activities	Excitation	Excitation 😊 Inhibition	Excitation 😊 Inhibition
Cell selectivity	No	No	Yes 😊

## ■ Optogenetics

Gene transfer of a protein molecule that responds to light of a specific wavelength enables the control of neuronal excitation and inhibition by light.

## ■ Neural probe w/ light control func.

Optical fiber/Optical waveguide/ $\mu$ LED




Realization of neural stimulation with high spatial and temporal resolution and cell selectivity.

By Courtesy of Prof. Tetsu Tanaka (Tohoku University)

# 3D Heterogeneous Integration with Bionics (Bionic 3D Integration)

## Review Bi-directional Brain Interface from Risk Management Perspective




Opri et al, [Chronic embedded cortico-thalamic closed-loop deep brain stimulation for the treatment of essential tremor](#), *Science Translational Medicine*, 2020

Tim Denison, IEEE ISSCC, Forum 4.1 (2024)


# Architecture/System Level Heterogeneous Integration

## Examples of Heterogeneous Integration

### High-Performance Compute




Naffziger *et al.*, AMD [44]



Gomes *et al.*, Intel [45]


### Automotive Microcontroller



Loke *et al.*, NXP [46]


Figures not drawn to scale

# Architecture/System Level Heterogeneous Integration



Lawrence Loh, IEEE ISSCC, Plenary (2020)

# Evolution of IC from Device Integration to System Integration




Kevin Zhang, IEEE ISSCC, Plenary 1.1 (2024)


# Key Technologies for AI

## 3D Integration, Chiplet Integration, Heterogeneous Integration


### AI Driving Global Growth of 3D-IC Chiplets



Source: market.us





# LLM Computations (Training vs. Inference)



Joo-Young Kim, IEEE ISSCC Forum 2.5 (2024)


# Growth in application complexity




S. Bianco et al., "Benchmark Analysis of Representative Deep Neural Network Architectures," IEEE Access, 2018



# Global Network in IoT/AI/5G Era




# Requirements for AI System and Technologies



- Diversity
- Flexibility
- Low power
- Mixed signal
- Compact

Scalability of system




- More computing power: Highly efficient computing
- More memories: Large capacity memories with high bandwidth
- Connectivity with high data transfer capability

2.5D/3D heterogeneous integration  
Chiplet integration  
Logic-in-memory, memory-on-logic  
Memory computing

Heterogeneous system integration  
Wafer scale integration  
Optical interconnection  
Effective cooling

# Energy efficiency challenge




<https://www.top500.org/lists/green500/>

Rangharajan Venkatesan, IEEE ISSCC SC1 (2024)

# Optimizing Networks (for the Edge)


Every token is compared to all other tokens to compute attention map  $\rightarrow$  Quadratic complexity



Bram Verhoef, IEEE ISSCC Forum 2.7 (2024)

# Optimizing Networks (for the Edge)


## Overall Goals




Bram Verhoef, IEEE ISSCC Forum 2.7 (2024)

# Memory-Base AI Processor to Achieve High Energy Efficiency and Compactness

- CIM: use memory array as a processing unit
- PIM: use embedded logic near memory array as a processing unit
- PNM: use an additional chip for processing inside a memory package or a set




# Neuro-Centric Sensor System Project in Tohoku Univ.




National Project in Japan (NEDO) of AI Chip (2019-2020)

# Cyclic Neuro Operation in 3D Stacked AI Chip

## (Forward propagation/ Backward propagation)




3D Stacked AI Chip



Synapse cell array






# Cross-sectional View of 3D Stacked AL chip with Four Stacked Layers





# Image Recognition Using 3D Stacked AI chip

## Paradigm Shift from CNN to ViT (Vision Transformer)



CIFAR-10

Vision Transformer (ViT)


- We can significantly reduce the number of matrix product operation (MPO) in ViT.
- ViT is suitable for Edge application.

Network	Number of Matrix Product	Accuracy
CNN (Optimized)	6,212	71.4%
Tiny ViT-V1	1,169	71.3%
Tiny ViT-V2	150	76.6%

By Courtesy of Prof. T. Okatani, Tohoku University


# Face Recognition Using 3D Stacked AI chip

Average Error = Yaw angle: 8.0 deg., Pitch angle: 8.7 deg., Roll angle: 7.6 deg.



By Courtesy of Prof. T. Okatani, Tohoku University

# Implementation of Reservoir Neural Network in 3D Stacked AI Chip with Cyclic Neuro Operation



Internal State of neuron  $i$

$$y_i(t+1) = ky_i(t) + \sum_{j=1}^M W_{ij}f(y_j(t)) + \sum_{l=1}^P V_{il}I_l(t) - \alpha x_i(t) - \theta_i(1-k)$$


Output of neuron  $i$

$$x_i(t+1) = f(y_i(t+1))$$

K. Aihara et al., Phys. Lett. A, vol. 144, 1990.

$k$ : dumping factor of the refractriness  
 $\alpha$ : scaling factor     $\theta_i$ : threshold  
 $f(\cdot) = 1/(1 + \exp(-x/\epsilon))$

Configuration of Reservoir Neural Network with Simple Learning



K. Fukuda, Yoshihiko Horio et al. , NOLTA, IEICE (2021)



# Voice Recognition Using 3D Stacked AI chip

Number of Reservoir Neuron	Connectivity within Reservoir	Input Connectivity	Output Connectivity
64	22 %	6.25 %	100 %

Learning (ten times) of "zero" and "one" by Linear Regression

Example of network response after learning

100 % recognition for ten different voices




# Next Generation AI

## LLM and LMM in Mobile Devices

### LLM (Large Language Model)

- ▣ Typing Text




### LMM (Large Multimodal Model)


- ▣ Voice
- ▣ Nature Language Communication
- ▣ Camera
- ▣ Visual indicator
- ▣ Image
- ▣ Doc, Table




# LMM AI Chip Project in Tohoku University (AI-Sensor Fusion)



Sensor Integrated AI System Module (Final Target)




Sensor Integrated AI System Module by Heterogeneous 3D Chiplet Integration




Cross-sectional Structure of Sensor Integrated AI System Module




# AI Chip Based on Memory-in-Computing (CIM) with SRAM and Transformer Algorithm



CIM (Memory-in-Computing) by SRAM Memory Cell




CIM Basic Synapse Circuit Array




Transformer Algorithm

# LMM AI Chip Project in Tohoku University (AI-Sensor Fusion)

Energy Efficient Neuro Processing and Reduced Data Transfer by Integrating Sensor Devices with Feature Extraction Function







# Heterogeneous Chiplet Integration/AI Need Various Kind of Knowledges and Skills




# 12-inch 3D Production Line in Tohoku Univ.

## GINTI (Global INTegration Initiative)



# International Cooperation IN GINTI



## Conclusions

- 3D heterogeneous integration and chiplet integration are the key for future intelligent systems such as HPC, AI/ML, post-5G/6G systems and quantum computer systems.
- 3D heterogeneous integration and chiplet integration need various kinds of knowledges and skills. Therefore International collaborations are indispensable.







