

Challenges in Advanced Computing and Functionalities International Cooperation on Semiconductors

# Future technologies in Advanced Computation

Nadine Collaert (imec) and Olivier Faynot (CEA-LETI)






ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference Name



### Outline

- Introduction: trends and challenges
- Computing roadmap:
  - CMOS device architecture
  - 2D materials for FEOL
  - New materials for BEOL
  - Lithography
  - CMOS 2.0
- Memory technologies
- Beyond Von Neumann disruptive approaches:
  - Near or in-memory computing
  - Quantum computing
- Heterogeneous integration: from chiplets to functional backside
- Analysis: EU and non-EU actors
- Conclusions

#### ICOS Semiconductors Cooperation On Semiconductors Cooperation



ML=machine learning




ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference



## **Diversity of Applications and Workloads**

#### GPUs for Training



AR/VR




#### Autonomous driving



High throughput parallel compute Very high memory bandwidth Very high GPU-GPU bandwidth Low power Ultra low latency High memory bandwidth Small form factor Multi-sensor fusion Distributed real-time computation Reliable and explainable AI




# Future systems are heterogeneous






# ICOS Challenges For Future Compute Systems




#### PPAC=Power-Performance-Area-Cost



# **IC S Slowdown in System Performance and Increasing Costs**








On Semiconductors

Based on original data plotted by M. Horowitz, F. Labonte, O. Shachan, K. Olukotun, L. Hammond, C. Batten. Additional data compiled by K. Rupp

Source: AI Chips and why they matter", S. Khan and A. Mann, 2020 **iference** 



### SRAM scaling has slowed down






ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference



# The cost of moving data

The High Cost of Data Movement Fetching operands costs more than computing on them **x800 more!** 20mm 64-bit DP DRAM 26 pJ 256 pJ 16 nJ Rd/Wr 20pJ 256-bit Efficient 500 pJ off-chip link buses 50 pJ 256-bit access 8 kB SRAM 1 nJ 28nm


Bill Dally, "To ExaScale and Beyond", 2010














ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference







Constant electricity mix (0.49 kCO2eq/kWh), Abatement and GHG global warming potential according to IPCC assumed for the years 2020-2030. Volume technology mix from IBS "Foundry Market Trends and Strategic Implications" Vol 30, N 12, Dec 2021. Logic nodes only. \*imec.netzero emissions estimate of imec process nodes representative of foundry nodes.



### How to Enable Sustainable Manufacturing



Adopt 50% emissions reduction this decade as target



Must-do for fabs: green power, best abatement



Research new materials: F-gas and PFAS alternatives





>1000x

by

2030

### The required gain in energy efficiency

### CMOS scaling

Memory technologies


**Disruptive Computing** 

Chiplet & 3D System





### New device architectures to extend scaling



N. Collaert, "Advancements in IC Technologies: A look toward the future," in IEEE Solid-State Circuits Magazine, vol. 15, no. 3, pp. 80-86, 2023, doi: 10.1109/MSSC.2023.3280433.



ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference




A. Veloso, ICOS workshop, April 2023.








### **FD-SOI** Technology



	22FDX	14nm FInFET	28nm Bulk	45nm PDSOI
f <sub>T</sub> n-FET [GHz]	347	314	310	296
f <sub>max</sub> n-FET [GHz]	371	180	161	342
f <sub>⊤</sub> p-FET [GHz]	242 275 (mmWave)	285	185	-
f <sub>max</sub> p-FET [GHz]	<b>288</b> <b>299</b> (mmWave)	140	104	-




#### Drivability

RBB: Reverse Body Bias FBB: Forward Body Bias ULP: Ultra-Low Power VHP: Very High Performance






### **FD-SOI Technology Roadmap**






ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference









$$\lambda = \sqrt{\frac{\epsilon_{ch}}{\epsilon_{ox}}} t_{ch} t_{ox}$$

Expect reduced short channel effects in planar devices Ultra-thin materials




Choice of bandgaps and band alignment No/few dangling bonds at interfaces

### 2D Atomic Channels: Next generation logic devices




International Cooperation On Semiconductors

Monolayer channel thickness enables gate length scaling while keeping high performance



300mm Flow

I. Asselberghs et al, IEDM 2020




CEA-Leti, unpublished






### Industry BEOL trends

Courtesy: Zsolt Tokei (imec)




Pitch scaling, airgaps both in memory and logic, new materials

## EUV lithography key enabler for scaling








S. Samavedam, ITF @ IEDM 2023






# Why Emerging Resistive Memories?


#### High dense on-chip memory

#### DRAM access is at least **1500x** more costly than a MAC operation in NN accelerators

[F. Tu, et al., 2018 ACM/IEEE]



#### Zero stand-by power thanks to non-volatility



**10x** better energy efficiency than embedded flash thanks to resistive memories








### **Emerging Non-Volatile Memories**

	NOR FLASH	MRAM	PCRAM	OxRAM	FeRAM (PZT)	FeRAM (HfO <sub>2</sub> )
Programming power	~200pJ/bit	~20pJ/bit	~300pJ/bit	~100pJ/bit	~10fJ/bit	~10fJ/bit
		Power Reduction by 10000!				14ns @ 2.5V
Write speed	20 µs	20 ns	10-100 ns	10-100 ns	<100ns	(SONY) 4ns @ 4.8V (LETI)
Endurance	10 <sup>5</sup> - 10 <sup>6</sup>	<b>10</b> <sup>6-</sup> <b>10</b> <sup>15</sup>	10 <sup>8</sup>	10 <sup>5</sup> – 10 <sup>6</sup> on 16 kbit	> 10 <sup>15</sup>	> 10 <sup>11</sup> single device 10 <sup>6</sup> - 10 <sup>7</sup> on 16 kbit
Retention	> 125°C	85°C - 165 °C	165°C	> 150°C	125°C	125°C
Extra masks	Very high (>10)	Limited (3-5)	Limited (3-5)	Low (2)	Low (2)	Low (2)
<b>Process flow</b>	Complex	Medium	Medium	Simple	Simple	Simple
Multi-Level Cell	Yes	No	Yes	Yes	No	No
Scalability	Bad	Medium	High	High	Medium	Poor (2D) High (3D)

Memory activity focus on embedded NVM for NOR flash replacement



# ICOS Semiconductors Energy Efficiency is far from biological Systems









#### Neuromorphic based RRAM circuit

M. Suri et al, IEDM 2011.

PCM








CBRAM

### In memory computing






International Cooperation On Semiconductors

ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference








International Cooperation

# **Towards In Memory Computing**






30



### A possible Edge IA Roadmap


International Cooperation **On Semiconductors** 

Courtesy of E. Vianello, Leti





### From bits to qubits





ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens – EUROSOI-ULIS Conference



### Many flavors of qubits


	Superconductor	Si spin qubit	Trapped ion	Photon
Size*	(100µm)²	(100nm) <sup>2</sup>	(1mm)²	~(100µm)²
1qubit fidelity	99.96%	99.93%	99.98%	
2qubit fidelity	~99.3%	>99%	99.9%	50% (measurement) 98% (gates)
Speed**	12-400 ns	~1 µs	100 µs	1 ms
Variability	3%	0.1%-0.5%	0.01%	0.5%
T° of operation	15mK	1K	10K	4K/10K
Entangled qubits	433 (IBM)	3 (TU) (6 - QuTech)	32 (IonQ)	70 (Pan-China)






### From bits to qubits

#### • Quantum Physics to compute










### Chiplets: the new IC design paradigm






Up to 100x gain on Power Efficiency with 3D


## 3D Tool Box for chiplet integration









# **Hybrid Bonding Solutions**



- Direct bonding of metal and dielectric
- Down to 1 micron pitch interconnects



- Wafer-to-wafer
  (W2W) or Die-towafer (D2W)
   technologies
   High betarogeneit
- High heterogeneity allowed by D2W




- Collective D2W approaches
- Self-assembly for high precision & high throughput





### 3D: from packaging to monolithic






[1] Cheramy, S., et al. "Advanced Silicon Interposer", C2MI Workshop, 2015
 [2] Patti, B., "Implementing 2.5D and 3D Devices", In AIDA workshop in Roma, 2013
 [3] Batude, P., et al. "3DVLSI with CoolCube process: An alternative path to scaling ." VLSI technology symposium 2015




### Towards a functional backside



system functions to the backside



### EU and non-EU actors - EU




• R&D very strong in all areas of compute

• Unique strong position in EUV lithography

 In general, industrial EU players lacking to take up R&D



### EU and non-EU actors - US




• Strong industrial activity in most areas of compute

• Weaker academic activity on traditional logic scaling

 Strong R&D in new materials, heterogeneous integration and memory



### EU and non-EU actors - Asia



- Very similar to US
- Strong industrial activity in most areas of compute
- Weaker academic activity on traditional logic scaling
- Strong R&D in new materials, heterogeneous integration and memory





### Summary

- Compute needs are growing at an unprecedented speed
- Innovations across different levels needed to enable chip & system performance enhancement
- Sustainability becoming an increasingly important metric for evaluating technology choices
- Europe is very strong in R&D in all advanced compute areas
- Manufacturing: several industry initiatives & pilot line programs
- Lack of Fabless companies that drive the needs in terms of advanced compute
- Strong initiatives in EU in start-up company creation





This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562

#### icos-semiconductors.eu

#### ICOS WORKSHOP – May 13-14<sup>th</sup> 2024, Athens