The Dawn of the New Electronics Industry (Surfing on Chips Acts Waves)

Paolo Gargini Chairman IRDS Chairman ICOS IAB* Life-Fellow IEEE, Fellow I-JSAP

* International Advisory Board

2024




Shockers involving Governments occur every 20 years 1. 1957: Sputnik 2. 1987: US DRAM Collapse 3. 1997: Gate oxide vanishing by 2005 4. 2020: Pandemic

2024




1965-2011: From Planar Transistor to FinFET








Governments Investing Hundreds of \$Billions





The New Electronics Industry

3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP



ITRS, ITRS 2.0, and IRDS FORECAST

3D Power Scaling


2015->2025-2040


MEMORY

2024


LOGIC

P.Gargini





3 Steps to Surrounding the Channel






2018 IRDS


YEAR OF PRODUCTION	2018	2020	2022	2025	2028	2031	2034
	G54M36	G48M30	G45M24	G42M21	G40M16	G40M16T2	G40M16T
Logic industry "Node Range" Labeling (nm)	-7-	-6-	-3-	"2.5"	*1.5*	"1.0 eq"	"0.7 eq"
IDM-Foundry node labeling	(10-17	17-15	15-13	13-12.1	12.1-11.5	i1.5e-f1.0e	i1.0e-10.7
			finFET		LGAA	LGAA-30	LGAA-30
Logic device structure options	FinFET	finFET	LGAA	LGAA	VGAA	VGAA	VGAA
Mainstream device for logic	finFET	finFET	finFET	LGAA	LGAA	LGAA-30	LGAA-30
	120	2	24	12			
LOGIC DEVICE GROUND RULES	40	36	32	24	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		16
M1 pitch (nm)	36	32	30			20	20
M0 pitch (nm)	36	30	24	21	16 40	16 40	16 40
Gate pitch (nm)			10				
L_: Gate Length - MP (nm)	20	18 20	16	14	12	12	12
Lg: Gate Length - HD (nm)	0.20	0.20	0.20	0.20	12	12	12
Channel overlap ratio - two-sided	8	2.20	6.20	6	6	6.20	6
Spacer width (nm)	18	16	17	16	16		
Contact CD (nm) - finFET, LGAA	10	16	1/	10	19	16	16
Contect CD (nm) - VGAA	1. A. 1. March 199		and the second s	and the second se			and the second se
Device architecture key ground rules							
FinFET pitch (nm)	32.0	28.0	24.0				100
FinFET Fin width (nm)	8.0	7.0	6.0	-			_
FinFET Fin height (nm)	40	50	60				
Footprint drive efficiency - finFET	2.75	3.82	5.25	22.0		29.0	
Lateral GAA lateral pitch (nm)				22.0	20.0		20.0
Lateral GAA vertical pitch (nm)				18.0	16.0	14.0	14.0
Lateral GAA (nanosheet) thickness (nm)		12		7.0	6.0	5.0	5.0
Number of vertically stacked nanosheets LGAA width (nm) - HP				3	3	4	4
				25	20	15	10
LGAA width (nm) - MD LGAA width (nm) - SRAM				15	6	6	6
LGAA total height (nm)				53	44	57	57
					4.59	5.52	5.00
Footprint drive efficiency - lateral GAA - HP Device effective width (nm) - HP	88.0	107.0	126.0	4.80	156.0	160.0	120.0
Device effective width (nm) - HD	88.0	107.0	126.0	132.0	102.0	88.0	88.0
Device Interal pitch (nm)	32	28	24	22	20	20	20
Device height (nm)	40.0	50.0	60.0	53.0	48.0	57.0	57.0
Device width (nm) - HP	8	1	6	25	20	15	10
Device width (nm) - HD	8	1	6	15	11	6	6
Device width (nm) - SRAM	8	7	6	12	6	6	6

Acronyms used in the table (in order of appearance): FDSOI—fully-depleted silicon-on-insulator, LGAA—lateral gate-all-around-device (GAA), VGAA—vertical GAA, 3DVLSI—fine-pitch 3D logic sequential integration.

2024

Gate All Around (GAA) by nanosheets technology in 2024-5








What Comes Next?



Vertical Logic Architecture 2015







Yi-Chun Liu et al., VLSI, 2021, T15-2.

Yi-Chun Liu et al., VLSI, 2021, T15-2.

 The higher number of stacked channels can further improve the I_{ON} for the fixed footprint.

The New Electronics Industry


3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP


2024




GAA Beyond Silicon

















The New Electronics Industry

3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP


2024





3D Everything





2024













Process of Proposed SeDRAM



4. DRAM-1 and DRAM-2 bonding

5. Remove carrier, and then pad out on DRAM-1



Backside PDN paving the way to a truly functional backside **Backside Power** Delivery **Backside Global** Front Side BEOL Interconnect PFET OFET Front Side BEOL **Backside Devices** Device PFET OFET Front Side BEOL **Backside Extension** DEET nFET Front Side BEOL OFET PFET YDI Enhancing system performance by migrating system functions to the backside umec ITF WORLD 2024 P.Gargini 36


The New Electronics Industry

3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP





System In Package SIP







Develop a Technology to Produce an Infinitely "Large Die"












The Horizontal Approach


The Vertical Approach







Multi Chiplet Heterogeneous Integration (MCHI) Platforms





Evolution of fiber optics from data centers (meters) to board (centimeters) to package-to-package (millimeters) to chip-to-chip (tens of microns)





The New Electronics Industry

3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP


2024



What About products?




2024




The Next Wave of Products



2024





Walter Pichler's TV helmet (1967)

2024



Google monocular AR display glasses (Google I/O, May 2022)

https://www.istockphoto.com/search/2/image-film?page=13&phrase=ar%20glasses

Ray-Ban and Facebook introduce Ray-Ban Stories, first-generation smart glasses

After promising smart glasses for years, Facebook's first glasses **are disappointingly** familiar. **These aren't AR glasses at all** They don't have displays in them. Instead, they're a blend of technologies that have already been in other glasses: they have cameras in them, and microphones, and speakers. They're headphones and camera-glasses in one, and that's about it.





2024


55

Back to Basics












AR: Passthrough vs. See-through



Real world is captured through camera and re-displayed on screen together with other virtual content

Real world is seen through a combiner that displays virtual content as well as being

transparent


See-through


💦 Meta


2024


11

P.Gargini











The New Electronics Industry


3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP

2024



The Next Computing Architecture





2009


Large-scale Deep Unsupervised Learning using Graphics Processors

Rajat Raina Anand Madhavan Andrew Y. Ng Computer Science Department, Stanford University, Stanford CA 94305 USA RAJATR@CS.STANFORD.EDU MANAND@STANFORD.EDU ANG@CS.STANFORD.EDU


7. Discussion

Graphics processors are able to exploit finer-grained parallelism than current multicore architectures or distributed clusters. They are designed to maintain thousands of active threads at any time, and to schedule the threads on hundreds of cores with very low scheduling overhead. The map-reduce framework (Dean & Ghe-














The New Electronics Industry

3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP




SOC No Limits to Die Size





2024


P.Gargini














NVIDIA Hopper GPU — Full Implementation


80B Transistors, 814mm² in TSMC 4N



2024


- 144 SMs 2x Performance Per Clock 4th Gen Tensor Core Thread Block Clusters
- New Memory System World's First HBM3e DRAM Larger 60MB L2
- 4th Gen NVLink 900GB/s total BW New SHARP support NVLink Network







Component	Al Server	
СРИ	\$	5,200
8 GPU + 4 NVSwitch Baseboard	\$	195,000
Memory	\$	7,860
Storage	\$	3,456
SmartNIC	\$	10,908
Chassis (Case, backplanes, cabling)	\$	563
Motherboard	\$	360
Cooling (Heatsinks+fans)	\$	463
Power Supply	\$	1,200
Assembly and Test	\$	1,485
Markup	\$	42,000
Total Cost	\$	268,495
DRAM BOM %*	2.9%	
NAND BOM %	1.3%	
Memory BOM %*	4.2%	

IEEE







The Bard


2024

83


Global Data Center Market Insights Forecasts to 2032


2024

- The Global Data Center Market Size was valued at USD 279.53 Billion in 2022.
- The Market is Growing at a CAGR of 7.3% from 2023 to 2032
- The Worldwide Data Center Market Size is expected to reach USD 565.49 Billion by 2032
- · Asia-Pacific is expected to Grow the fastest during the forecast period




Global Data Center Market













900,000

AI-Optimized Cores 123x more cores

44GB **On-Chip SRAM**

1,000x more on-chip memory

21PB/s Memory Bandwidth 12.800x more bandwidth

1.2Tb/s System I/O

15RU System Dimensions

P.Gargini

88


Andrew Feldman

2024

cerebras

There is no fundamental obstacle to achieving device vields of 100%. At present, packaging costs so far exceed the cost of the semiconductor structure itself that there is no incentive to improve yields, but they can be raised as high as is economically justified. No barrier exists comparable to the thermodynamic equilibrium considerations that often limit yields in chemical reactions; it is not even necessary to do any fundamental research or to replace present processes. Only the engineering effort is needed Gordon Moore, 1965

2024



The New Electronics Industry


3D Transistors
Beyond Silicon
3D Everything
System In Package
New Products
New Architecture
SOC: Endless Die Size
SOC and SIP

2024



SOC and SIP






1975


THE NUMBER OF TRANSISTORS PRODUCED IN AN INTEGRATED CIRCUIT CAN COST EFFECTIVELY DOUBLE EVERY 2 YEARS Gordon Moore














Conclusions



Transistor, Die, Package, Architecture, Products

- During the past 60 years the Electronics Industry has undergone and overcome 3 transformational inflection points
- In each case the Electronics Industry has created new semiconductors' devices and introduced new products that have transformed society
- The Electronics Industry is undergoing a top to bottom and bottom to top unprecedented revolution.
- SOC, SIP, GAA beyond silicon are all coming together to support unlimited possibilities
- AR/VR will give everybody a new "vision" of reality
- AI is going to make everybody omniscient

2024

Everything we have known will change in the new society

