

# Innovative materials and devices for future logic and memory technologies


Sujin Ahn

EVP, Advanced Technology Development Office,  
Samsung Electronics



# Collaboration Journey with EU over 20 years

History of Overcoming Technical Challenges in Device Scaling



## 1. Memory Tech.

- imec - Advanced **Patterning**
- MPI - Disruptive Device / Material for **VNAND**
- namilab - **DRAM** Cap Boosting

## 2. Logic Tech.

- imec - **CMOS** Device/Process/Mat.
- leti - Monolithic 3D, SOI (Awareness)
- Fraunhofer - FeFET (Awareness)

## 3. Equipment

- Samsung
- IMEC
- ASML
- High NA **EUV** & Patterning

## 4. Human Intercourse

- KU Leuven Univ. - Samsung
- Academic Training




# Contents

01 **New Eras Driven by Semiconductors**

02 **Upcoming Challenges and Innovations**

03 **Conclusion**




# New Eras Driven by Semiconductors

# Paradigm Shift in Computing over the Past 80 Years

Every 15 Years, Introducing New Devices and Accelerates Computing Speed x1000 times Faster


## Hyper-scale Connectivity & AI Era




# The Future Transformed by Generative AI

The Expansion of Large-scale LLM models Drives the Steep Growth in HPC Servers with Advanced Logic, Memory, even Packaging Technology

## Development of AI in our Lives




## 2.5D/3D Advanced Package Platforms





# Semiconductor Market Growth

CAGR 6~8% by 2030



# Moore's Law Extended by Structure Innovations


Logic, DRAM, and Flash Transistors has changed from Planar to 3D Structures





# Moore's Law Extended by Material Innovations

High-K Dielectrics, SiGe Epi, Metal Gates, and New Gate Stack Integration



**Logic Gate**

High-K  $\text{SiO}_2 \rightarrow \text{HfO}_2$  → eSiGe → Metal Gate  $\text{TiAl, TiAlC, TiN, TiAlN}$

**DRAM Capacitor**

Tox eq

(AlO/HfO) → (ZrO/AlO/ZrO) → New Materials

110 90 70 50 20 10nm D/R

**Flash Gate**

Floating Poly → CTF

Poly Si	Gate	TiN, W
ONO (Low-k)	Blocking	Al <sub>2</sub> O <sub>3</sub> (High-k)
Poly Si	Storage	SiN
SiO <sub>2</sub>	Tunnel ox.	TBE
Crystalline Si	Channel	Poly Si



# Upcoming Challenges and Innovations



# Prospects for Logic Transistor Beyond FinFET

Gate All Around Transistor followed by 3D Stack FET(CFET) and Others


3nm

## World 1<sup>st</sup> 3nm GAA Transistor Samsung MBCFET™

16% Area Reduction

45% Power Saving,

23% Performance Improvement  
than 5nm FinFET




MBCFET

## 3D Stack FET(CFET) and Others


: NMOS and PMOS are Stacked Vertically  
A Significant Area Reduction by up to half

[ Layout Comparison ]



Gate	Nanosheet(P)
Metal	Nanosheet(N)


[ 3D schematic ]



# 3D Stack FET in GAA Transistor Platform


1<sup>st</sup> Successful Demonstration of Fabrication and Electrical Properties of Transistors

## Vertical SEM View



'IEDM 23, JH Park, Samsung Electronics

## Electrical Characterization




# Beyond Si Channel Materials

Thin 2D Materials such as MoS<sub>2</sub>, WSe<sub>2</sub> needs Entire Gate Stack Process Renovation


## High Mobility Channel Materials

Higher Mobility 2D material > Si  
(@ same THK)



Y. Liu *et al.*, Nature comm., 591, 43 (2021)


3nm GAA Transistor



## Process Integration Challenges

### Growth of Channel Material

- Large-area growth with low defect density
- Low-temp synthesis for BEOL applications



### Gate Oxide Formation

- Weak adhesion of insulators


### Source-Drain Contacts

- P-type doping and contacts

\* Image from EPFL Laboratory of Nanoscale Electronics and Structures (LANES)

# Prospects for DRAM Cell Beyond 10nm


Area Scaling Continues via Vertical Channel Transistor or Vertically Stacked Cell Array



# Vertical Channel Transistor


Successful Demonstration with Non-Silicon Channel(IGZO) Transistor

## Vertical SEM View



'IEDM 23, D Ha, Samsung Electronics

## Electrical Characterization





# Prospects for Non-Volatile Memories

VNAND Continues to Stack Up with Cell-Peri Bonding and New Storage Media Adoption  
 Embedded MRAM Continues to Shrink with MTJ Stack and Process Innovations

## VNAND Flash

## Embedded MRAM






# Emerging Technologies for Non-Volatile Memories

Research and Developments Activities With Various Materials and Process Innovations


## Fe-VNAND

\* Ferroelectric VNAND

### Memory Window



### QLC Feasibility




IEDM 23, S Lim, Samsung Electronics


**SAMSUNG**

## Embedded MRAM

### CDF



### Read Window




VLSI 23, S Ko, Samsung Electronics


## SOM

\* Selector-Only-Memory

### Read Window



### Endurance



IEDM 23, I Park, Samsung Electronics




# Conclusion


# Another Challenges faced by Semiconductor Industry

More Complex, More Difficult, More Expensive


## Design Complexity




## Process Difficulty



## R&D Expenditure



# Co-operative Global ECO system



**Thank You**

