



EU - SOUTH KOREA – Joint Researchers Forum
on Semiconductors



Research on FD-SOI and non-volatile memory

Olivier Faynot

Silicon Component division General Manager

CEA-Leti




Brussels (Belgium)

March 25-26, 2024


EU – SOUTH KOREA - Joint Researchers Forum
on Semiconductors

Name



Bill Dally, "To ExaScale and Beyond", 2010

[J. Wang – ISSCC'19]



~90% of energy is in **data transfer**
 → IMC could lead **8x reduction**

Operation energy is negligible



Memory access and control energies dominate

**>1000x
by
2030**


CMOS scaling

Memory technologies


Disruptive Computing

Chiplet & 3D System


FD-SOI Technology



	22FDX	14nm FinFET	28nm Bulk	45nm PDSOI
f_T n-FET [GHz]	347	314	310	296
f_{max} n-FET [GHz]	371	180	161	342
f_T p-FET [GHz]	242 275 (mmWave)	285	185	-
f_{max} p-FET [GHz]	288 299 (mmWave)	140	104	-



RBB: Reverse Body Bias
 FBB: Forward Body Bias
 ULP: Ultra-Low Power
 VHP: Very High Performance



- 50% lower power at same frequency
- 40% faster performance at same power
- Low V_{dd} operation (down to 0.4 volts)
- FBB Advantage: Software-controlled body-bias enables dynamic tradeoffs between power, performance and leakage

Source GlobalFoundries

Technology	FDX 22nm
Die size	2.5x2.5 mm ²
# measured die	316
Corners lots	TT,FF,SS,FS,SF
ABB power	14 μW@25C,TT
ABB area	21 000 μm ²
Biased well area	2mm ²




ABB IP: 0.0021mm²
Biased Die area: 2mm²

- Back bias effect gain similar as switching to the next node (55% Power gain)
- Required ABB area almost negligible

- Available/planned technologies:

28nm



22nm



18nm



12nm



...

- Customer needs:

- Denser node for competitiveness
- High Voltage devices, eNVM
- Improvement of RF performance (F_T , $F_{max} > 450\text{GHz}$)
- Enhanced Back Bias effect

COMMUNICATIONS



MAIN DRIVERS

- FD-SOI is ideal for 5G mmWave
- 5G sub-6 GHz
- Mobile infrastructure
- WiFi 6

Google

SAMSUNG

Nov 2021: Google Pixel6 5G mmW with Samsung FD-SOI


Qualcomm

Aug 2022: Next gen 5G mmW RFIC by Qualcomm will use 22FDX technology

MEDIATEK

Jul 2022: Mediatek 5G mmWave platform uses 22FDX

AUTOMOTIVE



MAIN DRIVERS

- Autonomous cars
- Infotainment



BOSCH

March 2021: Bosch mmW radar ECSEL project OCEAN12



March 2021: NXP for ultra low power in automotive



STM unveil its new MCU Stellar MCU for auto

SMART DEVICES



MAIN DRIVERS

- Edge computing
- 3D sensing & Healthcare
- Smart home & Smart cities
- Data centers



Jan 22 : Low power Lattice FPGAs and computer vision software


SONY GNSS

https://www.researchgate.net/publication/300409342_265_A_07V_15-to-23mW_GNSS_receiver_with_25-to-38dB_NF_in_28nm_FD-SOI

SONY GPS


<https://www.semi.org/en/big-win-for-fd-soi-sony-gps-in-huamixiaomi-smartwatch-eetimes>

FD-SOI Technology Roadmap



Key drivers for 10 & 7nm:

- Strengthen the Back bias effect for Energy saving
- Improve RF performance for Connectivity
- Build a design platform with an ecosystem



	10FD
V _{nom}	0.75V
Pitches (CPP/Mx)	68/48nm
Body biasing	Bi-directional
Embedded NVM	PCRAM
High Voltage dev.	Up to 3.3V
RF/Connectivity	$F_T/F_{max} > 450\text{GHz}$



Intrinsic gain vs 28FD	
Speed at same power	1,9x
Power at same speed	÷5
Transistor Density	x4

Will be the most advanced node with Gate First approach!

High dense on-chip memory

DRAM access is at least **1500x** more costly than a MAC operation in NN accelerators


[F. Tu, et al., 2018 ACM/IEEE]



L. Grenouillet et al., 2021



Zero stand-by power thanks to non-volatility



10x better energy efficiency than embedded flash thanks to resistive memories




T. Wu et al., 2019



	NOR FLASH	MRAM	PCRAM	OxRAM	FeRAM (PZT)	FeRAM (HfO ₂)
Programming power	~200pJ/bit	~20pJ/bit	~300pJ/bit	~100pJ/bit	~10fJ/bit	~10fJ/bit
Write speed	20 μs	20 ns	10-100 ns	10-100 ns	<100ns	14ns @ 2.5V (SONY) 4ns @ 4.8V (LETI)
Endurance	10 ⁵ - 10 ⁶	10⁶-10¹⁵	10 ⁸	10 ⁵ – 10 ⁶ on 16 kbit	> 10¹⁵	> 10¹¹ single device 10⁶ – 10⁷ on 16 kbit
Retention	> 125°C	85°C - 165 °C	165°C	> 150°C	125°C	125°C
Extra masks	Very high (>10)	Limited (3-5)	Limited (3-5)	Low (2)	Low (2)	Low (2)
Process flow	Complex	Medium	Medium	Simple	Simple	Simple
Multi-Level Cell	Yes	No	Yes	Yes	No	No
Scalability	Bad	Medium	High	High	Medium	Poor (2D) High (3D)

Power Reduction by 10000! 



Memory activity focus on embedded NVM for NOR flash replacement




M. Suri et al, IEDM 2011.



2 PCRAM Example:




FeRAM




In memory computing

Von Neumann computing


In-memory computing




Logic and arithmetic operations



Digital operations using SRAM











Analog: multiply and accumulate




Searching / matching (CAM)

Near- & in-memory computing




A possible Edge IA Roadmap




$<1pJ / synaptic\ event$

$X10000\ neurons$
 $Power \div 10$



Up to 100x gain on Power Efficiency with 3D

3D Tool Box for Chiplet integration




Hybrid bonding Road-Map @ Leti




Our main developments drivers :


- **Performance** : Innovative bonding process, Interconnection density increase, KGD strategy, High density TSV




- **Heterogeneous 3D** : Adaptation to non-CMOS technologies, exotic material integration, Low temperature processes (200°C and below)



- **Architecture** : Multi-stacking layers, Chiplets on bottom die, Co-integration with Si interposer



Placement accuracy from tool suppliers ≠ Alignment accuracy ≠ Pitch validated with full functional wafers connexion



Key Messages

- FD-SOI technology well adapted for Power efficient Analog/RF applications
- 10 and 7nm nodes under definition, with 4 major constraints:
 - Improvement of RF performance
 - Enhanced Back Bias effect
 - High Voltage devices
- eNVM essential for SoC and AI applications



THANK YOU



EU – SOUTH KOREA – Joint Researchers Forum on Semiconductors

This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562

www.icos-semiconductors.eu