

FDSOI engineered substrates for advanced computing

Sébastien LOUBRIAT – Technology Manager FDSOI

**Christophe Maleville (CTO) , Ionut Radu (R&D Director) , Guillaume
Besnard (Techno Manager)**



- 1- Introduction
- 2- FDSOI Technology
- 3- FDSOI Innovative substrate platforms
- 4- Extending FDSOI Roadmap
- 5- Take-Aways

1- Introduction

2- FDSOI Technology


3- FDSOI Innovative substrate platforms

4- Extending FDSOI Roadmap

5- Take-Aways


Soitec has built a unique position

In the value chain




Revolutionary Smart Cut™

A mature technology enabling powerful substrates for many applications



Achieving Best-In-Class substrates

Tightly adjusted for each application



1- Introduction

2- FDSOI Technology

3- FDSOI Innovative substrate platforms

4- Extending FDSOI Roadmap

5- Take-Aways

FD-SOI technology

A key technology at the crossroad of 3 orthogonal markets

CONNECT




MAIN DRIVERS

- 5G mmW
- 5G sub-6 GHz
- Mobile infrastructure
- Wi-Fi 6

SOITEC PRODUCTS

Connect RF-SOI Connect FD-SOI
Connect POI Connect RF-GaN

AUTO




MAIN DRIVERS

- Autonomous cars
- Vehicle electrification
- Infotainment
- Industry 4.0

SOITEC PRODUCTS

Auto Power-SOI Auto FD-SOI
Auto SmartSiC™ Auto GaN

SMART



MAIN DRIVERS


- Edge computing
- 3D sensing & Healthcare
- Smart home & Smart cities
- Data centers

SOITEC PRODUCTS

Smart FD-SOI Smart Imager-SOI
Smart Photonics-SOI Smart PD-SOI

FDSOI Key features

Ultra Low Voltage




Source: Sugii, Low Power El. Appl. 2014

Operation at minimum energy point (<0.4V)


FDSOI Key features

Ultra Low Voltage

mmWave RF-CMOS



Source: Sugii, Low Power El. Appl. 2014



Source: GF, GTC2017

Operation at minimum energy point (<0.4V)


Best CMOS mmWave

FDSOI Key features


Ultra Low Voltage

mmWave RF-CMOS


Body Bias



Source: Sugii, Low Power El. Appl. 2014



Source: GF, GTC2017



Source: P.Flatresse, ISSCC 2021


Operation at minimum energy point (<0.4V)

Best CMOS mmWave

10X energy efficiency gains


FDSOI Key features

Ultra Low Voltage




Source: Sugii, Low Power El. Appl. 2014

mmWave RF-CMOS




Source: GF, GTC2017

Body Bias



Source: P.Flatresse, ISSCC 2021

Reliability



Source: ST, Shanghai FDSOI forum, 2015

Operation at minimum energy point (<0.4V)

Best CMOS mmWave

10X energy efficiency gains

20x Soft Error Rate improvement vs. bulk

A multi nodes FDSOI substrates roadmap

Evolutionary scaling through FDSOI roadmap

- FDSOI substrates generations named eSoC (electrical Shrink On Chip)

eSoC.1

Towards zero poxer and cost optimization

Single & Multichip gen
Low Power
Higher Fmax

eSoC.2

More Energy efficiency

Higher performance
Digital & mmW co-integration


eSoC.3

More Intelligence and Connectivity

Higher edge computing
High speed network
High speed connect

FDSOI
substrate

Dev
Phase




Target node	65FD	28FD	22-18FD	12-10FD
BOX Si thk	15nm	25nm	20nm	15-20nm
Top thk	30nm	12nm	12nm	12nm
Top Si WiW	+/-1.0 nm	+/-0.5 nm	+/-0.4 nm	< +/-0.4 nm
Top Si mobility	Si unstrained	Si unstrained	Si unstrained	Si unstrained
Defectivity threshold	90nm	35nm	35nm	<30nm
Handle flatness			improved	Further improved
HR compatibility (option)		250-1000 Ω.cm	250-1000 Ω.cm	250-1000 Ω.cm
	PROD	PROD	PROD	DEV

Atomic size control of SOI uniformity



Soitec State of the art – eSoC.2 performances

Millions wafers controlled
at atomic level, all points, all
wafers


$\pm 4 \text{ \AA}$





Mature process and yield
in HVM



Die level thickness range



Top Silicon
Full wafer thickness deviations



Grenoble – Singapore
+/- 3cm

1- Introduction

2- FDSOI Technology


3- FDSOI Innovative substrate platforms

4- Extending FDSOI Roadmap

5- Take-Aways

FDSOI substrates enhancement

High digital, analog & RF performances



3 market drivers for eSoC.2 HR & eSoC.3 platforms :
AI MCUs , 5G mmW & Automotive

Arbe Robotics ; 4D imaging radar
22nm FD-SOI




Google Pixel 6 Pro 5G mmWave chipset – Reverse engineering overview

(Source: Google Pixel 6 Pro 5G mmWave Chipset report, System Plus Consulting, 2022)





eSoC2.HR enables digital & RF co-integration performances



FD HR substrate technical challenges

*Interstitial Oxygen concentration

$[O_i]^*$ control is key to manage technical risks





TD generation or BMD precipitation from O_i depending on thermal budgets


FD HR substrate technical challenges

*Interstitial Oxygen concentration

[Oi]* control is key to manage technical risks




TD generation or BMD precipitation from Oi depending on thermal budgets





Resistivity predictability

Back-end of line simulation

=> DGA (Donor Generation Anneal) on final SOI substrate between 400 & 450°C



Source : Cazcarra and Zunino, J.A.P 1980




SRP (Spreading Resistivity Profile)


Resistivity stability post DGA : validates eSoC.2 HR process & material orientations

At device level

RF Performances



Adapted from L. Nyssens et al. MIKON 2022




L. Nyssens et al. EUROSIOI 2022

50% inductor Q-factor improvement and increased effective resistivity

Logic performances

MOSFETs Threshold voltage and I_{ON}/I_{OFF} tradeoff




Adapted from I. Bertrand et al. ECS 2022

Moving to HR base impacts neither wafer processing nor logic devices performance

Wafer processing

Substrate	Std FDSOI	HR FDSOI
Overlay	$ \mu +3\sigma = 8.2 \text{ nm}$	$ \mu +3\sigma = 8.4 \text{ nm}$




Source : STM, 2021

Adapted from I. Bertrand et al. ECS 2022


eSoC.3 new platform

Innovative substrate pushing device gains / performances





eSoC.3 performances

Ultimate thickness control at each spatial frequency




eSoC.1	eSoC.2	eSoC.3
Global Tsi uniformity (41 points per wafer measuring min / max)		
+/-5Å	+/-4Å	+/-3.5Å
Roughness DRM 6σ		
<10Å	<8Å	<6Å




From Local ...

to Global thickness control



Transistor




Elementary circuits



Integrated sub-circuit



Die



Wafer

1- Introduction

2- FDSOI Technology


3- FDSOI Innovative substrate platforms

4- Extending FDSOI Roadmap

5- Take-Aways

Extending FDSOI roadmap

Going beyond 10nm ?



Innovative substrate pushing device gains / performances




Fig. 4. Mobility enhancement vs. strain and [Ge] in strained Si/relaxed SiGe MOSFETs at $1e13 \text{ cm}^{-2}$ carrier concentration.


Fig. 1. TEM picture of a sSOI NMOS with $L_g 30\text{nm}$

O. Faynot et al., IEDM'10

- Strain relaxation for PMOS co-integration

Technical challenges , perspectives




Cristalline quality considering defectivity (Threading Dislocations Density, Voids)



Technical challenges , perspectives

Cristalline quality considering defectivity (Threading Dislocations Density, Voids)

Hetero-epitaxy
Lattice mismatch between Si and SiGe



Donor wafer

=> Transferred by SmartCut™ to
obtain a sSOI layer

sSOI collaborative program perspectives

Long term for FDSOI Ecosystem expansion & solidification leading to sovereignty in Europe




Extending FDSOI roadmap

Gate-All-Around & CFET

For GAA devices

- *Ultra-thin FD-SOI substrates, allowing uniform Si/SiGe superlattice growth*
- *Buried oxide cancels leakage current and brings lower capacitance with respect to bulk*


FD-SOI + GAA grating layers



For CFET devices

- *Multi-layered FD-SOI substrate featuring Hybrid Orientation Technology, maximizing mobility*
- *Channels isolated from each other, enabling material co-integration*
- *Buried oxide to better control elevation during processing*

CFET substrate




Extending FDSOI roadmap




Ultimate 3D integration and co-integration

FD-like, ultra-thin layer transfer on processed wafers for:

- **CFET-like scaling approach**
- &
- **Heterogeneous integration**



leti
c2a tech



1- Introduction

2- FDSOI Technology

3- FDSOI Innovative substrate platforms

4- Extending FDSOI Roadmap

5- Take-Aways

Take-Aways

- FD-SOI is progressing rapidly across all the three orthogonal markets, especially in 5G mmWave, AIoT & Edge computing
- FD-SOI Innovative substrate roadmap is in phase with advanced CMOS evolutionary scaling
- eSoC.2 HR & eSoC.3 FD-SOI platforms open huge opportunities for digital, analog & RF performances
- Extending FD-SOI roadmap can scale beyond 10nm through sSOI & 3D Integration opportunities
- Time is of the essence: Engineered substrates are at the beginning of the value chain and require collaboration, investment and strong motivation to happen



THANK YOU



This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562

WORKSHOP - Sustainable Electronics & International Cooperation On Semiconductors

www.icos-semiconductors.eu