


# Gate All Around Nanowire FETs: Operation From RT To Cryogenic Temperatures


Qing-Tai Zhao

PGI 9, Forschungszentrum Jülich, Germany

# OUTLINE




## Horizontal Si NW GAA FETs




## Vertical Ge/GeSn NW GAA FETs

# Electronics working at low T



Quantum computing  
Classical controller:  
1-4K

Spacecraft  
300-20K



Cryogenic neuromorphic computing: 300-77K?

Cryogenic Electronics




→ Ultra-Low Power

# Introduction-why GAA NW?

## Power consumption

$$P_{tot} = AC_{tot}V_{DD}^2f + V_{DD}I_{off}$$

$$P_{stat} = V_{DD}I_{off} = V_{DD}I_{Vth}10^{\frac{-V_{th}}{SS}}$$



$$SS = \frac{kT}{q} \ln(10) \left(1 + \frac{C_d + C_{it}}{C_{ox}}\right)$$

$$C_d \approx \epsilon_0 \epsilon_{NW} \frac{\pi D^2}{4L}$$



$$C_{it} \approx e^2 D_{it} \pi DL$$

**NW diameter D decreases, SS is smaller!**

# Introduction: temperature dependence

$$D(E)_{bt} \propto \exp\left(-\frac{\Phi_c - E}{\Delta E}\right)$$

$$I_d = \frac{2e}{h} \int dE D(E) v(E) f_s(E_f^s) \approx \frac{2e}{h} \int_{-\infty}^{E_f^s} dE v_f^s D_{bt} \propto v_f^s \Delta E \exp\left(-\frac{\Phi_c - E_f^s}{\Delta E}\right). \quad (4)$$



J. Knoch, ... Q.T. Zhao, PSS(a), 2023


# Introduction: Band Tailing

$$SS_{\text{real}} = \frac{k_B T^*}{e} \ln(10) \left( 1 + \frac{C_{\text{it}}}{C_{\text{ox}}} + \frac{C_{\text{depl}}}{C_{\text{ox}}} \right)$$

$$\left[ 1 + \alpha \ln \left( 1 + \exp \left( \frac{T - T^*}{\alpha T^*} \right) \right) \right],$$


*G. Ghibaudo et al., SSE 170, 2020*

Localized states cause the dependence of SS on  $V_g$ , the inflection phenomenon (states at the band edge).





*J. Knoch, ... Q.T. Zhao, PSS(a), 2023*

# Si NW $\Omega$ -GATE FET



- Strained Si Nanowire
- Gate oxide: SiO<sub>2</sub>
- Source/drain: by ion implantation




- SS= 60 mV/dec
- SS= 4mV/dec @4.2K
- SS saturation at T<20 K
- Still high inflection,

S. Habicht et al., Thin Solid Films, 2012


# Nanowire GAA FETs

## Process and devices



Fully silicided source/drain Si NW FETs by implantation into silicide (IIS)

The diameter is **5 nm**.





# Cryogenic Characteristics


## GAA Si NW FETs

### ❖ Suppressed band tail effects

- Narrow transition region and steep SS at 5.5 K

SS of 2.3 mV/dec





Average  $SS_{th}$  of 10.1 mV/dec



# Cryogenic Characteristics: SS



## GAA Si NW FETs

- No SS and  $SS_{th}$  saturation at Cryo-T
- Increased  $G_m$  as T decreases





Y. Han et al., to be published



# GeSn: from indirect to direct



**Indirect Bandgap**



**Direct Bandgap**




GeSn lasing

Calculations based on Bahder: *Phys. Rev. B* **41**, 11992-12001 (1990)

S. Wirth et al, Nature Photonics 2015


S. Wirth, PhD thesis @ FZJ

# Group IV- GeSn: high mobility





Calculated electron mobility in GeSn  
(Zoran Ikonc @Univ. Leeds)

- „Bandgap-Engineering“ → Heterostructures
- Compatible with CMOS process technology
- Integration into existing processes



# Vertical GeSn/Ge heterostructure NW FETs






M. Liu et al., Communications and Engineering 2023

WORKSHOP - Sustainable Electronics & International Cooperation On  
Semiconductors  
Qing-Tai Zhao,

# GeSn/Ge Material Growth for p-FETs

- Epitaxial  $\text{Ge}_{0.92}\text{Sn}_{0.08}$  layer on Ge virtual substrate by CVD
  - Good Crystalline quality of strained  $\text{Ge}_{0.92}\text{Sn}_{0.08}$
  - Defect-free interface




## Pseudomorphic growth


# Ge/GeSn/Ge Growth for n-FETs

- Epitaxial  $\text{Ge}_{0.92}\text{Sn}_{0.05}$  layer on Ge virtual substrate by CVD
  - Good Crystalline quality of strained  $\text{Ge}_{0.92}\text{Sn}_{0.05}$
  - Defect-free interface


(a)



(b)



(c)






**Pseudomorphic growth**

# Vertical GeSn NW CMOS


## n-VFET:

- GeSn channel
- Ge S/D
- In situ doping



## P-VFET:



- Ge channel
- GeSn top source



M. Liu et al., Communications and Engineering 2023



# GeSn/Ge p-VFETs




**~32% I<sub>ON</sub> enhancement for Ge<sub>0.92</sub>Sn<sub>0.08</sub>/Ge device at V<sub>ov</sub> = -0.5V.**

M. Liu et al., ACS Appl. Nano Materials 2021

WORKSHOP - Sustainable Electronics & International Cooperation On Semiconductors  
Qing-Tai Zhao,


# Vertical GeSn Nanowire nFETs



M. Liu et al, Communications Engineering 2023

WORKSHOP - Sustainable Electronics & International Cooperation On  
Semiconductors  
Qing-Tai Zhao,




# Vertical All-GeSn Nanowire nFETs



M. Liu et al, Communications Engineering 2023

WORKSHOP - Sustainable Electronics & International Cooperation On  
Semiconductors  
Qing-Tai Zhao,

# GeSn Cryogenic n-FETs




- SS linearly dependent on temperature
- $V_{th}$  increases at lower temperatures, close to 0 V

M. Liu et al, Communications and Engineering, 2023

vWORKSHOP - Sustainable Electronics & International Cooperation On  
Semiconductors  
Qing-Tai Zhao,

# SUMMARY

## Si NW FETs



1.  $SS \sim 60$  mV/dec at 300K
2. Suppressed band tails effect by IIS
3. Lowest  $SS$ ,  $SS_{th}$ , and high  $G_m$

## GeSn Vertical NW GAA FETs



1. Heterostructure design for n- and p-FETs
2. Higher hole and electron mobilities than Ge
3. Improved  $SS$  at cryo-T and inflection

# ACKNOWLEDGEMENT

**Yi. Han, Yannik Junk, Mingshan Liu, Jingxuan Sun, Dr. Dan Buca, Prof. Detlev Grützmacher**

**DFG-Project “Cryogenic-CMOS”,  
BMBF-Project: “SiGeSn-NanoFET”**

## **RWTH**

- ***Prof. Joachim Knoch***
- ***Benjamin Richstein***

## **CEA-LETI:**

- **Jean-Michel Hartmann**

## **SOITEC:**

- **Frederic Allibert**
- **Ionut Radu**