

WORKSHOP – Sustainable Electronics & International Cooperation On Semiconductors



# The path to large scale quantum computing based on CMOS technology

Maud Vinet, CEO

Siquance



WORKSHOP - Sustainable Electronics & International Cooperation On Semiconductors Name VLSI technology Advanced CMOS integration IC design and architecture

# Quantum engineering

Coherent control of electron spins in semiconductors

20 years

**CMOS Device physics** Spin and charge properties of Si CMOS devices

# Quantum computing value creation is huge

# $\rightarrow$ US\$ 800B in more than 10 years



Based on data taken from Langione et al., "Where Will Quantum computers Create Value and When?" Boston Consulting Group, May 2019. 2 Hazan et al., "The Next Tech Revolution: Quantum Computing." McKinsey & Company, March 2020. What Happens When 'If' Turns to 'When' in Quantum Computing? Jean-François Bobier, Matt Langione, Edward Tao, and Antoine Gourévitch, July 2021

# Living with errors

> Millions of errorless operations

Quantum Error Correction protocols

More than 100 000 of physical qubits in 2D arrays



**1 errorless logical qubit** > 1000 physical qubits

# Why quantum computing with silicon?

Part 2

# Many qubits experimental platforms



# Silicon spin qubits

> 1998 theoritical concept





Loss, D. and DiVincenzo, D. Quantum computation with quantum dots, Phys. Rev. A 57, 120 (1998)

Spin degree of freedom of an electron Gate defined quantum dots

# Silicon spin qubits

> 2012: first experimental demonstration



Pla, J., Tan, K., Dehollain, J. et al. A single-atom electron spin qubit in([ silicon. Nature 489, 541–545 (2012).

# Early academics demonstrations

> Many gates planar designs





Si MOS SiGe/Se

RIKEN (a) UNSW (b) Delft (c) and Princetown (d)

# Figures of merit – State of the art

Size\* 1qubit fidelity 2qubit fidelity Speed\*\* Variability T° of operation Entangled qubits

\* Estimation taking into account all the quantum functionalities (read out, control and initialization)
 \*\* Speed of the limiting operation between read out and measurement

# Figures of merit – State of the art

	Superconductor	Si spin qubit	Trapped ion	Photon
Size*	(100µm)²	(100nm)²	(1mm)²	~(100µm)²
1qubit fidelity	99.96%	99.93%	99.98%	
2qubit fidelity	~99.3%	>99%	99.9%	50% (measurement) 98% (gates)
Speed**	12-400 ns	~1 µs	100 µs	1 ms
Variability	3%	0.1%-0.5%	0.01%	0.5%
T° of operation	15mK	1K	10K	4K/10K
Entangled qubits	433 (IBM)	3 (TU) (6 - QuTech)	32 (IonQ)	70 (Pan-China)

\* Estimation taking into account all the quantum functionalities (read out, control and initialization)
\*\* Speed of the limiting operation between read out and measurement

# Figures of merit – State of the art

	Superconductor	Si spin qubit
Size*	(100µm)²	(100nm)²
1qubit fidelity	99.96%	99.93%
2qubit fidelity	~99.3%	>99%
Speed**	12-400 ns	~1 µs
Variability	3%	0.1%-0.5%
T° of operation	15mK	1K
Entangled qubits	433 (IBM)	3 (TU) (6 - QuTech)

✓ Size

up to 100 000 per mm² ✓Quality

above error correction threshold

Speed
 1s for millions of
 operations - compatible
 with competitive run time

#### Silicon is a very promising candidate for scaling

\* Estimation taking into account all the quantum functionalities (read out, control and initialization) \*\* Speed of the limiting operation between read out and measurement

# How to scale with silicon?

Part 3

# Semiconductor industry power

# Potential to fabricate billions of devices



#### **Integrated circuits**



#### Potential to efficiently control and program millions of qubits

# Fastest path to leverage semiconductor industry potential

> Transform a transistor into a good qubit

## Fastest path to leverage semiconductor industry potential

> Transform a transistor into a good qubit



# Silicon spin qubits, from transistors...



#### At room temperature:

 Carriers have significant thermal energy
 Diffusion over the S/channel barrier when VG is turned ON
 Continuous flow of carriers accelerated by large VDS

# ...To quantum dots

## At low temperature:

- Formation of a well between two barriers
- Carriers have no thermal energy and have to tunnel through
- Energy states are quantized in the well
   Small VDS to scan precisely the resolved quantum states



# And to qubits

> Utilize magnetic field to lift degeneracy between spin up and spin down

# Static magnetic field B, **two-level spin qubit** $|\uparrow\rangle$ $\downarrow$ Zeeman energy gµ<sub>B</sub>B $|\downarrow\rangle$

# What is needed to implement algorithms now?

#### > Basic operations



Single qubit gate, single qubit rotation



## Two qubit gates by tunnel barrier lowering between adjacent dots



Spin exchange interaction

# How to read out the value of the spin?

#### > Spin to charge conversion





# 2016 first transistor derived into a qubit





R. Maurand, Nat. Comm. (2016)



M. Urdampilleta, Nat .Nanotech (2019)

Si based quantum system

Part 4

# Silicon based quantum computer



Application Layer or Work Load



Well defined (electrostatically controlled) quantum wells separated by tunnel barriers

Quantum Interface

**Quantum Chip** 

# Moving away from interfaces

#### > Two options







## FD-SOI back gate moves away from the interfaces

> Charge noise decreases of one order of magnitude





C. Spence and M. Urdampilleta, ArXiv

Application Layer o	or Work Load		
Q Algorithm	Programing Paradigm & Languages	Q compiler	
Quantum Error Correction			
Run Time			
Control & Monitoring Electron	Floor Planning & Intended	erconnect	
Quantum Interface			
Quantum Chip			



#### Control & Monitoring Electronics



Control & Monitoring Electronics

T° of operation	Typical cooling power
20mK	30µW
100mK	1mW
1K	100mW-1W

Urdampilleta et al., arXiv:1809.04584





# FD-SOI cryogenic control circuits development

Lower power electronics

Paper 34.6 Wednesday @ 4.05pm M. Cassé, IEDM 2022

# Characterization and modelling



B. Cardoso Paz et al., VLSI (2020)
M. Cassé et al. Appl. Phys. Lett. (2020)
M. Cassé et al., IntechOpen, (2022)



#### **Back bias**

In situ Vt centering
<u>Allows ultra low power RF and digital IC design</u>

#### IC design and test



## FD-SOI as a SoC technology for qubits and control electronics

# Successful integration at 1K and tested down to 50mK



2

Biasing the two quantum dots from on-chip bias tees,

Applying GHz mV-level modulation from on-chip frequency- and amplitude-controlled clock generators

3

Measuring the induced current through the device from a multiplexed on-chip transimpedance amplifier (TIA).

1µW @ 50mK

+ 1 RF line (<100MHz) Signal generation O5C28, O5C130 2. Frequency extraction 10xDFF, BUF 3. Biasing & signal manipulation LS, CDIV, bias tees 4. Quantum Device ODUT 5. Analog current sensing TIA, ANAMUX

48 DC lines

Figure 7: Die micrograph, packaged chip mounting on a PCB with decoupling capacitors, and dilution-fridge mounting.

ISSCC 2020' L. Le Guevel Applied Phys Rev, L. Le Guevel, 2021

# Leveraging VLSI methodology

# Technology almost from the shelf

201 den mang 2016/2020 ev son till mende fog 1-fra 201 fabriske bedra Soldar't ev Sakt av Hillige Gall' bill då som dätt av



#### **Physics experiments**



#### **Develop simulation**



# From room to low temperature statistical data



300mm wafer process: **FDSOI CMOS platform** 

300mm full-wafer prober: Parametric testers 300mm full-wafer prober: Bluefors cryoprober



die (<1cm) mounted on a dilution fridge



 $\gtrsim$  1000 devices ~ 100 dies

# Multi-scale tools for Quantum Computer Aided Design

Structure & electromagnetism, Classical TCAD





H. Niebojewski, VLSI (2022)

H. Jacquinot SISPAD (2022) Magnetic field created by the RF current through an ESR line, used to manipulate spins

# **Electronic structure of the dots**

- Finite differences/elements solutions effective mass of of k.p equations
- Wave functions as linear combination of atomic orbitals



Tunnel couplings between 4 dots wrt the bias on an extra top gate (not shown) at the M1 level



YM Niquet, IEDM 2020 J.Li, B. Venuticci, YM Niquet, unpublished

Atomistic modeling of a "corner dot" with surface roughness included

# **Key scientific questions**

- > is there a quantum energy advantage vs classical computing as quantum processors scale up?
- > how different is it from the quantum computational advantage?

the quantum energy initiative



will other quantum technologies present energetic challenges? quantum communications and sensors





what is the fundamental **minimal energetic cost** of quantum computing? how to **avoid energetic dead-ends** on the road to LSQ?

is there a **quantum energy advantage** vs classical computing as quantum processors scale up? how different is it from the **quantum computational advantage**?

# Key messages and perspectives

> Turn scientific firsts into reliable quantum processor units



Quantum computing has the potential to tackle untractable problems



Silicon provides good qubits and the semiconductor industry knows how to fabricate millions of them



Ecosystem and methods are in place to leverage the potential

## Acknowledgements

Thank you to Joseph Mikael, Head Of Quantum Computing & Quantum Technologies, EDF Lab Alexia Auffèves and Tristan Meunier, Institut Néel, CNRS Olivier Ezratty, OEzrattyConsultant V. Savin, M. Cassé, H. Jacquinot, C. Thomas, F. Perruchot and S. Barbier from CEA Leti for their significant help with the paper

And to the whole quantum team H. Niebojewski, B. Bertrand, E. Nowak, A Sadik, T. Bédécarrats, L. Contamin, P.A. Mortemousque, V. Labracherie, L. Brevard, L. Hutin, H. Sahin, J. Charbonnier, E. Deschaseaux, M. Assous, E. Catapano, Q. Berlingard, J. Lugo, Y. Thonnart, D. Herera-Marty, E. Guthmuller, F. Badets, G. Billiot, G. Pillonnet, S. Robinet, J.-P. Michel, T. Sassolas, F.Bergamaschi, C. Coutier, F. Gaillard, O. Rozeau, T. Poiroux, J. Arcamone, O. Faynot, J.-R. Lequepeys from CEA-Leti and CEA-List,
M. Urdampilleta, B. Cardoso Paz, E. Chanrion, M. Dartiailh, P Camus, J Minet, V Thiney, R Le Tiec, T Chanelière, L Besombes, V Doebele, F Balestro, O Exshaw from Néel Institute, CNRS, and Y.-M. Niquet, M. Fillipone, V Michal, X Jehl, R Maurand, E Dumur, B Brun Barrière, S Zilhmann, V. Schmitt, L Jansen, S. De Franceschi, R Sousa from CEA-IRIG.

This research is partly supported by the EU through the H2020 QLSI project and the European Research Council (ERC) Synergy QuCube project. It benefits from support from CEA and CNRS and from the French National Quantum strategy.

# **C** siquance

### Silicon based quantum computer



- Spin off from CEA and CNRS, France
- <u>www.siquance.com</u>

**Siquance technological roadmap** 

Noisy quantum systems

Quantum advantage PoV

Multi-core 2D quantum processor

Large scale quantum computing robust to errors

#### Multi-core 1D quantum processor

2022



SoC qubit+cryocontrol On line cloud access SoC qubit array+Cryocontrol Quantum links

Large scale quantum processors

# THANK YOU









This project has received funding from the European Union's Horizon Europe research and innovation programme under GA N° 101092562

**WORKSHOP - Sustainable Electronics & International Cooperation On Semiconductors** 

www.icos-semiconductors.eu