




Ferroelectric memories – Enabler for novel computing architectures

Konrad Seidel



Automotive




Industry



Consumer / Medical

- Low power
- High speed
- Secure

Automotive




Industry





Consumer / Medical







- Low power
- High speed
- Secure











Conventional Memory hierarchy


Technology	Volt	Speed	Size	NV
SRAM – 6T	0.5V	~1ns	6T	😊
	0.5V	~1ns	6T	😊
DRAM – 1T1C	0.8V	10ns	1T1C	😊
 Yamazaki, Journal of Solid State Circuits, 1999	0.8V	10ns	1T1C	😊
Flash – 1T	~12V	10µs	1T	😊
	~12V	10µs	1T	😊




Adopted from: Bojan Jovanovic

Conventional Memory hierarchy

Technology	Volt	Speed	Size	NV
SRAM – 6T 	0.5V 	~1ns 	6T 	
DRAM – 1T1C  Yamazaki, Journal of Solid State Circuits, 1999	0.8V 	10ns 	1T 	
Flash – 1T 	~12V 	10µs 	1T 	






The role of Emerging NVM




Ferroelectrics in general

- Crystal structure with polar axis contain two stable states




No iron involved!
Just similar behavior
like Ferromagnetic

- Reversible switching between these two states over external E-Field possible




FE - Memories

Peroxskite FE (PZT, SBT,...)



FE - Memories


Peroxskite FE (PZT, SBT,...)




Hafnium oxide Era (Fluorite-structured)

FE - Memories

Perovskite FE (PZT, SBT,...)



Hafnium oxide Era (Fluorite-structured)



Advantages


- #1 Scalability
- #2 CMOS compatibility



~10nm


Ferroelectric HfO_2

**Dielectric
only**




monoclinic

$(P2_1/c)$ $\epsilon_r \sim 20$



tetragonal

$(P4_2/nmc)$ $\epsilon_r \sim 35$



cubic


$(Fm\bar{3}m)$ $\epsilon_r \sim 28$

temperature / stress / doping / confinement


→ ferroelectricity requires
non-centrosymmetry

Ferroelectric HfO_2


**Dielectric
only**



Ferroelectric




confinement
stress
doping
Zr, Si, La,...




Ferroelectric HfO_2

**Dielectric
only**




monoclinic

$(P2_1/c)$ $\epsilon_r \sim 20$



tetragonal


$(P4_2/nmc)$ $\epsilon_r \sim 35$




cubic

$(Fm\bar{3}m)$ $\epsilon_r \sim 28$

Ferroelectric



confinement
stress
doping



orthorhombic
 $(Pbc2_1)$ $\epsilon_r \sim 25$






The material looks nice...

**How to build Storage elements
out of it?**



FE Memory device concepts



1T FEOL FeFET



FE Memory device concepts

1T FEOL FeFET






- 😊 Non-destructive readout
- 😐 Asymmetric MFIS electrodes
→ limited reliability
- 😐 Alignment with CMOS FEOL device process



FE Memory device concepts

1T FEOL FeFET


- 😊 Non-destructive readout
- 😐 Asymmetric MFIS electrodes
→ limited reliability
- 😐 Alignment with CMOS FEOL device process



FE Memory device concepts

1T FEOL FeFET



- 😊 Non-destructive readout
- 😊 Asymmetric MFIS electrodes
→ limited reliability
- 😊 Alignment with
device process



1T1C FRAM

- 😢 Destructive readout
- 😊 Symmetric MFM electrodes
→ good reliability
- 😊 Standard CMOS FEOL device


Can we combine the good properties?



MFM


FE Memory device concepts

😊 Non-destructive readout



→ Make a BEOL capacitor FeFET


- 😊 Symmetric MFM electrodes → good reliability
- 😊 Standard CMOS FEOL device process



FE Memory device concepts


1T1C BEOL FeFET (MFMIS)

- 😊 Non-destructive readout
- 😊 Symmetric MFM electrodes
→ good reliability
- 😊 Standard CMOS FEOL device process




Challenges



- 😐 BEOL ferroelectric device integration
(thermal budget)
- 😐 Understanding and handling of Floating Node
- 😐 Scalability




FE Memory device concepts





1T1C BEOL FeFET (MFMIS)



FE Memory device concepts





1T1C BEOL FeFET (MFMIS)





K. Seidel *et al.*, VLSI 2022


Integration in Chip Technologies




- 1T cell size
- Non destructive read memory
- **FEOL Integration**
- **Depolarization**



Integration in Chip Technologies



BEOL



Stor**A**lge



Project StorAlge
→BEOL storage integration
for Edge-AI application

Fraunhofer IPMS – Center Nanoelectronic Technologies (CNT)

- Fully industry standard CMOS cleanroom
- ~2700 m² used CR and lab area
- More than 80 tools for 300mm processing and metrology installed
- ISO9001:2015 certification

 **Fraunhofer**
IPMS



Fraunhofer IPMS – Center Nanoelectronic Technologies (CNT)



Spintronic




Ferroelectric / RRAM



+ many more tools (electrodes, patterning, cleaning,...)



Acceleration!

Various material exchange options




Offer for partners: looplots & characterization support

Ferroelectric characterization portfolio



Performance indicators




	eSRAM	eDRAM	FG Flash	SONOS	ReRAM	PCM	STT-MRAM	FeRAM	FeFET	FeMFET
Mechanism	Cross-coupled inverter+charge	Charge on capacitor	Charge on FG	Charge in Nitride	Filament formation	Phase change	Spin transfer torque, magnetic	Polarization switching	Polarization switching	Polarization switching
Cell Structure	6T	1T1C	1.5T	2T	1T-1R	1T-1R	1T-1R	1T-1C	1T	1T-1C
Cell Size	120-150 F ²	40 F ²	50 F ²	60 F ²	60 F ²	60 F ²	50 F ²	50 F ²	20-30 F ²	30-40 F ²
MLC	No	No	Yes	Yes	Yes	Yes	No	Potential	Yes	Yes
R _{on} /R _{off} ratio	N/A	N/A	>10 ⁴	>10 ⁴	10-100	10-100	<10	N/A	>10 ⁴	>10 ⁴
Integration Node	7nm FinFET	22nm FinFET	40nm	28nm HKMG	22nm FinFET	40nm	22nm FinFET	130nm	22nm FDSOI	180nm ¹
Additional Masks	0	5+	13+	5+	3+	3+	3+	2-3	1	2-3
Energy/bit	~1 fJ	~1 pJ	100 pJ	~10 pJ	>10 pJ	100 pJ	>10 pJ	~1 pJ	~1 fJ	~10 fJ
Latency	<1 ns	>10 ns	0.1-1 ms	10-100 ns	>100 ns	>100 ns	>10 ns	>10 ns	~1 ns	10 ns
Endurance	10 ¹⁶	10 ¹⁶	10 ⁴ -10 ⁵	10 ⁴ -10 ⁶	10 ⁵ -10 ⁷	10 ⁵ -10 ⁷	10 ⁶ -10 ⁷	>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
Retention	volatile	Refresh	10 yrs	10 yrs	10 yrs	10 yrs				


adopted from A. Keshavarzi et al, IEEE Micro, 2020

Performance indicators

Integration & Scaling



Potential
#1 Scalability
#2 CMOS compatibility




FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs

Performance indicators


Low Write Voltage and Energy

M.Lederer *et al.*, Sci Rep 11, 22266 (2021). <https://doi.org/10.1038/s41598-021-01724-2>



Potential

- #1 Scalability
 - #2 CMOS compatibility
 - #3 Low Power




FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs



Performance indicators


Write speed test on FeMFET Array



K. Seidel et al., VLSI 2022

Potential


- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F^2	$20\text{-}30\text{ F}^2$	$30\text{-}40\text{ F}^2$
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
$\sim 1\text{ pJ}$	$\sim 1\text{ fJ}$	$\sim 10\text{ fJ}$
$>10\text{ ns}$	$\sim 1\text{ ns}$	10 ns
$>10^{14}$	$10^5\text{-}10^9$	10^{10}
10 yrs	10 yrs	10 yrs

Performance indicators

Endurance on large MFM caps




A. Sunbul, Adv. Eng. Mater., 25: 2201124.
<https://doi.org/10.1002/adem.202201124>

Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)


FRAM FeFET FeMFET



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F^2	$20-30 \text{ F}^2$	$30-40 \text{ F}^2$
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
$\sim 1 \text{ pJ}$	$\sim 1 \text{ fJ}$	$\sim 10 \text{ fJ}$
$>10 \text{ ns}$	$\sim 1 \text{ ns}$	10 ns
$>10^{14}$	10^5-10^9	10^{10}
10 yrs	10 yrs	10 yrs

Performance indicators


Retention on large MFM caps



K. Seidel *et al.*, VLSI 2022

Potential


- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs


Performance indicators

Radiation tests



Potential


- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention
- #7 Radiation hardened



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs

Performance indicators

Switching tests




Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention
- #7 Radiation hardened
- #8 Analog MLC switch



Ideal for analog in
Memory computing




FRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F^2	$20\text{-}30\text{ F}^2$	$30\text{-}40\text{ F}^2$
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
$\sim 1\text{ pJ}$	$\sim 1\text{ fJ}$	$\sim 10\text{ fJ}$
$>10\text{ ns}$	$\sim 1\text{ ns}$	10 ns
$>10^{14}$	$10^5\text{-}10^9$	10^{10}
10 yrs	10 yrs	10 yrs




How to do computing with such memories?





Computing for Artificial Intelligence




Conventional architecture







Hardware Approaches



Hardware Approaches




- Computing and storage separated
- Closer proximity by 3D integration




■ Logic ■ Memory

G.Santoro, G. Turvani, M. Graziano,
Micromachines 2019

Hardware Approaches



- Segmented Memory arrays utilizing analog features
- **Sense Amplifiers** supporting computation
- Adapted Decoders for **parallel operation**





■ Logic ■ Memory

G.Santoro, G. Turvani, M. Graziano,
Micromachines 2019


Computation in Memory

Performance determined by MAC operations




Computation in Memory

1F1R bitcell concept for accurate accumulation




1FeFET

Large I_{ON}
variation





1FeFET1R

W='1'



Small I_{ON}
variation

W='0'





T. Soliman et al. Ultra Low Power Flexible Precision FeFET based Analog In-memory Computing, IEDM 2020

S. De et al. First Demonstration of Ultra-High Precision 4Kb 28nm HKMG 1FeFET-1T Based Memory Array Macro for Highly Scaled Deep Learning Applications, in prep

Computation in Memory


Segment Concept for high Utilization




T. Soliman et al. Ultra Low Power Flexible Precision FeFET based Analog In-memory Computing, IEDM 2020

Computation in Memory

Process Element (PE)





4kb crossbar with SPI interface in 28SLPe





S. De et al. First Demonstration of Ultra-High Precision 4Kb 28nm HKMG 1FeFET-1T Based Memory Array Macro for Highly Scaled Deep Learning Applications, in prep
 Y. Qian et al. Acceleration of Quadratic Unconstrained Binary Optimization Problems with FeFET Computing-in-Memory Arrays: Prime Factorization as a Case Study, VLSI 2022
 T. Soliman et al. A Ferroelectric FET Based In-memory Architecture for Multi-Precision Neural Networks, SOCC 2021

Power-Performance D

Technology Roadmap for Energy Efficiency



Analog Ferroelectric CAM




Fixing one FeFET to HVT state, the 2FeFET CAM becomes an analog CAM, capable of doing a threshold detection.


X. Yin, et al., Deep random forest with ferroelectric analog content addressable memory, Nature Electronics (under review)

Power-Performance Design Space

Technology Roadmap for Energy Efficient Computing



Logic in Memory








I. Chakraborty et.al Appl. Phys. Rev. 7, 021308 (2020);

Summary

- Limitations of current computing hardware
- Emerging memories as potential game-changer
- Ferroelectric memories as potential solution
- Practical implementation options

Technology	Volt	Speed	Size	NV
SRAM - 6T	0.5V	~1ns	6T	?
DRAM - 1T1C	0.8V	10ns	1T C	?
Flash - 1T	~12V	10μs	1T	?





Many thanks

- to the entire Team of Fraunhofer IPMS supporting this work
- To our funding & project partners
- To the CNT team at Fraunhofer IPMS for the always high motivation and great scientific work

THANK YOU FOR YOUR ATTENTION