

Ferroelectric memories – Enabler for novel computing architectures

Konrad Seidel



Automotive




Industry




Consumer / Medical

- Low power
- High speed
- Secure



Automotive




Industry






Consumer / Medical

- Low power
- High speed
- Secure





- Low power
- Low latency
- Analog




- power
- Low latency
- Analog

Conventional Memory hierarchy

volatile

Non-volatile



Technology	Volt	Speed	Size	NV
SRAM – 6T 	0.5V 	~1ns 	6T 	
DRAM – 1T1C 	0.8V 	10ns 	1T1C 	
Flash – 1T 	~12V 	10μs 	1T 	




Adopted from: Bojan Jovanovic

Conventional Memory hierarchy

Technology	Volt	Speed	Size	NV
SRAM – 6T 	0.5V 	~1ns 	6T 	
DRAM – 1T1C 	0.8V 	10ns 	1T 	
Flash – 1T 	~12V 	10μs 	1T 	





The role of Emerging NVM




Ferroelectrics in general

- Crystal structure with polar axis contain two stable states




No iron involved!
 Just similar behavior
 like Ferromagnetic

- Reversible switching between these two states over external E-Field possible






Perovskite FE (PZT, SBT,..)




FE - Memories

Perovskite FE (PZT, SBT,..)

Hafnium oxide Era (Fluorite-structured)





Potential
 #1 Scalability
 #2 CMOS compatibility




FE - Memories

Perovskite FE (PZT, SBT,..)




Hafnium oxide Era (Fluorite-structured)




Advantages

- #1 Scalability
- #2 CMOS compatibility




Ferroelectric HfO₂

**Dielectric
only**




monoclinic

($P2_1/c$) $\epsilon_r \sim 20$



tetragonal

($P4_2/nmc$) $\epsilon_r \sim 35$



cubic


($Fm\bar{3}m$) $\epsilon_r \sim 28$

temperature / stress / doping / confinement


→ **ferroelectricity requires
non-centrosymmetry**

Ferroelectric HfO₂


**Dielectric
only**



monoclinic
($P2_1/c$) $\epsilon_r \sim 20$




tetragonal
($P4_2/nmc$) $\epsilon_r \sim 35$




cubic
($Fm\bar{3}m$) $\epsilon_r \sim 28$

Ferroelectric




confinement
stress
doping
Zr, Si, La,...




orthorhombic
($Pbc2_1$) $\epsilon_r \sim 25$

Ferroelectric HfO₂


**Dielectric
only**



monoclinic
($P2_1/c$) $\epsilon_r \sim 20$




tetragonal
($P4_2/nmc$) $\epsilon_r \sim 35$




cubic
($Fm\bar{3}m$) $\epsilon_r \sim 28$

Ferroelectric



confinement
stress
doping







orthorhombic
($Pbc2_1$) $\epsilon_r \sim 25$

The material looks nice...



**How to build Storage elements
out of it?**

1T FEOL FeFET



1T FEOL FeFET


- 😊 Non-destructive readout
- 😞 Asymmetric MFIS electrodes
→ limited reliability
- 😞 Alignment with CMOS FEOL device process






FE Memory device concepts

1T FEOL FeFET

- 😊 Non-destructive readout
- 😞 Asymmetric MFIS electrodes
→ limited reliability
- 😞 Alignment with CMOS FEOL device process




1T1C FRAM



FE Memory device concepts


1T FEOL FeFET

- 😊 Non-destructive readout
- 😐 Asymmetric MFIS electrodes
→ limited reliability
- 😐 Alignment with device process





1T1C FRAM

- 😞 Destructive readout
- 😊 Symmetric MFIS electrodes
→ good reliability
- 😊 Standard CMOS FEOL device




Can we combine the good properties?



FE Memory device concepts



☺ Non-destructive readout




☺ Symmetric MFM electrodes
→ good reliability

☺ Standard CMOS FEOL device process

→ Make a BEOL capacitor FeFET



MFM




columnar grains of ~23 nm

FE Memory device concepts


1T1C BEOL FeFET (MFMIS)

- 😊 Non-destructive readout
- 😊 Symmetric MFM electrodes
→ good reliability
- 😊 Standard CMOS FEOL device process






Challenges

- 😞 BEOL ferroelectric device integration (thermal budget)
- 😞 Understanding and handling of Floating Node
- 😞 Scalability



FE Memory device concepts



1T1C BEOL FeFET (MFMIS)





D. Lehninger *et al.*, EDL 2022

FE Memory device concepts

1T1C BEOL FeFET (MFMIS)




8 kbit Array





K. Seidel *et al.*, VLSI 2022

Integration in Chip Technologies

HfO₂-based Ferroelectric Devices




FEOL MEMORY integration → FeFET






- CMOS compatible
- Low-power
- Scalable

FE-RAM



- 1T cell size
- Non destructive read memory
- FEOL Integration
- Depolarization



Integration in Chip Technologies

HfO₂ –based Ferroelectric Devices

BEOL MEMORY integration

MFMIS 1T-1C, FRAM 1T-1C, PL

FEOL MEMORY integration → FeFET

FeFET 1T, Bitline, Wordline

- CMOS compatible
- Low-power
- Scalable

FE-RAM

BEOL

MFMIS 1T-1C

FRAM 1T-1C

PL


StorAlge

ECSEL Joint Undertaking

Project StorAlge

→ BEOL storage integration for Edge-AI application

- Fully industry standard CMOS cleanroom
- ~2700 m² used CR and lab area
- More than 80 tools for 300mm processing and metrology installed
- ISO9001:2015 certification






Spintronic



Ferroelectric / RRAM




+ many more tools (electrodes, patterning, cleaning,...)

Various material exchange options




Offer for partners: looplots & characterization support

Ferroelectric characterization portfolio




Performance indicators



	eSRAM	eDRAM	FG Flash	SONOS	ReRAM	PCM	STT-MRAM	FeRAM	FeFET	FeMFET
Mechanism	Cross-coupled inverter+charge	Charge on capacitor	Charge on FG	Charge in Nitride	Filament formation	Phase change	Spin transfer torque, magnetic	Polarization switching	Polarization switching	Polarization switching
Cell Structure	6T	1T1C	1.5T	2T	1T-1R	1T-1R	1T-1R	1T-1C	1T	1T-1C
Cell Size	120-150 F ²	40 F ²	50 F ²	60 F ²	60 F ²	60 F ²	50 F ²	50 F ²	20-30 F ²	30-40 F ²
MLC	No	No	Yes	Yes	Yes	Yes	No	Potential	Yes	Yes
R_{on}/R_{off} ratio	N/A	N/A	>10 ⁴	>10 ⁴	10-100	10-100	<10	N/A	>10 ⁴	>10 ⁴
Integration Node	7nm FinFET	22nm FinFET	40nm	28nm HKMG	22nm FinFET	40nm	22nm FinFET	130nm	22nm FDSOI	180nm ¹
Additional Masks	0	5+	13+	5+	3+	3+	3+	2-3	1	2-3
Energy/bit	~1 fJ	~1 pJ	100 pJ	~10 pJ	>10 pJ	100 pJ	>10 pJ	~1 pJ	~1 fJ	~10 fJ
Latency	<1 ns	>10 ns	0.1-1 ms	10-100 ns	>100 ns	>100 ns	>10 ns	>10 ns	~1 ns	10 ns
Endurance	10 ¹⁶	10 ¹⁶	10 ⁴ -10 ⁵	10 ⁴ -10 ⁶	10 ⁵ -10 ⁷	10 ⁵ -10 ⁷	10 ⁶ -10 ⁷	>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
Retention	volatile	Refresh	10 yrs	10 yrs	10 yrs	10 yrs	10 yrs	10 yrs	10 yrs	10 yrs

adopted from A. Keshavarzi et al, IEEE Micro, 2020

Integration & Scaling




MFM

columnar
grains of
~23 nm

Potential

- #1 Scalability
- #2 CMOS compatibility





FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs

Low Write Voltage and Energy

Potential


- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power

M.Lederer *et al.*, Sci Rep 11, 22266 (2021). <https://doi.org/10.1038/s41598-021-01724-2>



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs


Write speed test on FeMFET Array



K. Seidel *et al.*, VLSI 2022


Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed




FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F^2	20-30 F^2	30-40 F^2
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
$>10^{14}$	10^5 - 10^9	10^{10}
10 yrs	10 yrs	10 yrs

Endurance on large MFM caps



Potential


- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs

A. Sunbul, Adv. Eng. Mater., 25: 2201124.
<https://doi.org/10.1002/adem.202201124>


Retention on large MFM caps



K. Seidel *et al.*, VLSI 2022


Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
50 F ²	20-30 F ²	30-40 F ²
Potential	Yes	Yes
N/A	>10 ⁴	>10 ⁴
130nm	22nm FDSOI	180nm ¹
2-3	1	2-3
~1 pJ	~1 fJ	~10 fJ
>10 ns	~1 ns	10 ns
>10 ¹⁴	10 ⁵ -10 ⁹	10 ¹⁰
10 yrs	10 yrs	10 yrs


Radiation tests



T.Vogel et al, ACS Nano




Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention
- #7 Radiation hardened



FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
$50 F^2$	$20-30 F^2$	$30-40 F^2$
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm^1
2-3	1	2-3
$\sim 1 \text{ pJ}$	$\sim 1 \text{ fJ}$	$\sim 10 \text{ fJ}$
$>10 \text{ ns}$	$\sim 1 \text{ ns}$	10 ns
$>10^{14}$	10^5-10^9	10^{10}
10 yrs	10 yrs	10 yrs

Switching tests




M. Lederer, ISIF 2019

Potential

- #1 Scalability
- #2 CMOS compatibility
- #3 Low Power
- #4 High Speed
- #5 High Endurance (MFM)
- #6 Low Retention
- #7 Radiation hardened
- #8 Analog MLC switch




Ideal for analog in
Memory computing





FeRAM	FeFET	FeMFET
Polarization switching	Polarization switching	Polarization switching
1T-1C	1T	1T-1C
$50 F^2$	$20-30 F^2$	$30-40 F^2$
Potential	Yes	Yes
N/A	$>10^4$	$>10^4$
130nm	22nm FDSOI	180nm^1
2-3	1	2-3
$\sim 1 \text{ pJ}$	$\sim 1 \text{ fJ}$	$\sim 10 \text{ fJ}$
$>10 \text{ ns}$	$\sim 1 \text{ ns}$	10 ns
$>10^{14}$	10^5-10^9	10^{10}
10 yrs	10 yrs	10 yrs

How to do computing with such memories?



Conventional architecture







ecture


Control unit

Combine memory with computing





Hardware Approaches





A. Keshavarzi et al., "Ferroelectrics for edge intelligence," IEEE Micro 2020

G.Santoro, G. Turvani, M. Graziano,
Micromachines 2019

Hardware Approaches

- Segmented Memory arrays utilizing analog features
- **Sense Amplifiers** supporting computation
- **Adapted Decoders** for parallel operation





Logic Memory

G.Santoro, G. Turvani, M. Graziano,
Micromachines 2019






Computation in Memory

Performance determined by MAC operations



Computation in Memory



1F1R bitcell concept for accurate accumulation



T. Soliman et al. Ultra Low Power Flexible Precision FeFET based Analog In-memory Computing, IEDM 2020
S. De et al. First Demonstration of Ultra-High Precision 4Kb 28nm HKMG 1FeFET-1T Based Memory Array Macro for Highly Scaled Deep Learning Applications, in prep

Computation in Memory


Segment Concept for high Utilization




T. Soliman et al. Ultra Low Power Flexible Precision FeFET based Analog In-memory Computing, IEDM 2020

Computation in Memory

Process Element (PE)




4kb crossbar with SPI interface in 28SLPe




- S. De et al. First Demonstration of Ultra-High Precision 4Kb 28nm HKMG 1FeFET-1T Based Memory Array Macro for Highly Scaled Deep Learning Applications, in prep
- Y. Qian et al. Acceleration of Quadratic Unconstrained Binary Optimization Problems with FeFET Computing-in-Memory Arrays: Prime Factorization as a Case Study, VLSI 2022
- T. Soliman et al. A Ferroelectric FET Based In-memory Architecture for Multi-Precision Neural Networks, SOCC 2021

Power-Performance Design Technology Roadmap for Energy Efficient Computing




A. Keshavarzi et al., "Ferroelectrics for edge intelligence," IEEE Micro 2020

- Segmented Memory arrays utilizing analog features
- Sense Amplifiers supporting computation
- Adapted Decoders for parallel operation



- Uses memory as content addressable memory (CAM)
- Look up table for pre-computed results (stored boolean logic)










Logic ■ Memory

G.Santoro, G. Turvani, M. Graziano, Micromachines 2019

Analog Ferroelectric CAM

2FeFET cell




Fixing one FeFET to HVT state, the 2FeFET CAM becomes an analog CAM, capable of doing a threshold detection.


X. Yin, et al., Deep random forest with ferroelectric analog content addressable memory, Nature Electronics (under review)

Power-Performance Design Space

Technology Roadmap for Energy Efficient Computing









Memory as Neuron & Synapse



[I. Chakraborty et.al Appl. Phys. Rev. 7, 021308 \(2020\);](#)

- Limitations of current computing hardware
- Emerging memories as potential game-changer
- Ferroelectric memories as potential solution
- Practical implementation options

Technology	Volt	Speed	Size	NV
SRAM - 6T 	0.5V 😊	~1ns 😊	6T 😞	😞
DRAM - 1T1C 	0.8V 😊	10ns 😐	1T ?	?
Flash - 1T 	~12V 😞	10μs 😞	1T 😊	😊





Many thanks

- to the entire Team of Fraunhofer IPMS supporting this work
- To our funding & project partners
- To the CNT team at Fraunhofer IPMS for the always high motivation and great scientific work



THANK YOU FOR YOUR ATTENTION